summaryrefslogtreecommitdiff
path: root/src/mem/coherent_bus.hh
AgeCommit message (Expand)Author
2013-03-26mem: Separate waiting for the bus and waiting for a peerAndreas Hansson
2013-02-19sim: Make clock private and access using clockPeriod()Andreas Hansson
2013-02-15sim: Add a system-global option to bypass cachesAndreas Sandberg
2012-11-02sim: Move the draining interface into a separate base classAndreas Sandberg
2012-10-11Mem: Determine bus block size during initialisationAndreas Hansson
2012-09-25MEM: Put memory system document into doxygenDjordje Kovacevic
2012-07-09Bus: Split the bus into separate request/response layersAndreas Hansson
2012-07-09Bus: Add a notion of layers to the busesAndreas Hansson
2012-07-09Port: Make getAddrRanges constAndreas Hansson
2012-06-29Bus: enable non/coherent buses sub-classesUri Wiener
2012-05-31Bus: Split the bus into a non-coherent and coherent busAndreas Hansson