index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mem
/
coherent_xbar.hh
Age
Commit message (
Expand
)
Author
2017-12-05
mem: Support for specifying the destination of a WriteClean
Nikos Nikoleris
2017-12-05
mem: Add the notion of point of unification in the coherent xbar
Nikos Nikoleris
2017-02-19
sim: Ensure draining is deterministic
Andreas Hansson
2016-07-21
mem: Add snoop traffic statistic
David Guillen Fandos
2016-02-10
mem: Move the point of coherency to the coherent crossbar
Andreas Hansson
2015-11-06
mem: Unify delayed packet deletion
Andreas Hansson
2015-10-12
misc: Remove redundant compiler-specific defines
Andreas Hansson
2015-07-07
sim: Decouple draining from the SimObject hierarchy
Andreas Sandberg
2015-07-03
mem: Delay responses in the crossbar before forwarding
Andreas Hansson
2015-07-03
mem: Add clean evicts to improve snoop filter tracking
Ali Jafri
2015-03-02
mem: Add crossbar latencies
Marco Balboni
2015-03-02
mem: Split port retry for all different packet classes
Andreas Hansson
2015-01-22
mem: Make the XBar responsible for tracking response routing
Andreas Hansson
2014-09-20
mem: Rename Bus to XBar to better reflect its behaviour
Andreas Hansson