gem5 - gem5

Age	Commit message (Expand)	Author
2018-09-07	mem: Make DRAMCtrl a QoS-aware Memory Controller	Matteo Andreozzi
2018-05-18	mem: Add support for more flexible DRAM timing and topologies	Wendy Elsasser
2018-05-18	mem: Optimize self-refresh entry	Wendy Elsasser
2017-11-16	ext, mem: Pull DRAMPower SHA 90d6290 and rebase	Radhika Jagtap
2017-06-20	mem: Replace EventWrapper use with EventFunctionWrapper	Sean Wilson
2017-06-20	mem: Move the Rank construction logic to the Rank constructor	Sean Wilson
2016-10-13	mem: Add DRAM low-power functionality	Wendy Elsasser
2016-10-13	mem: Add callback to compute stats prior to dump event	Wendy Elsasser
2016-10-13	mem: Modify drain to ensure banks and power are idled	Wendy Elsasser
2016-10-13	mem: Sort memory commands and update DRAMPower	Wendy Elsasser
2016-10-13	mem: add DRAM powerdown timing	Omar Naji
2016-07-01	ext: Update DRAMPower	Matthias Jung
2015-11-06	mem: Unify delayed packet deletion	Andreas Hansson
2015-10-12	misc: Add explicit overrides and fix other clang >= 3.5 issues	Andreas Hansson
2015-10-12	misc: Remove redundant compiler-specific defines	Andreas Hansson
2015-07-07	sim: Refactor and simplify the drain API	Andreas Sandberg
2015-07-03	mem: Update DRAM command scheduler for bank groups	Wendy Elsasser
2015-07-03	mem: Avoid DRAM write queue iteration for merging and read lookup	Andreas Hansson
2015-03-02	mem: Split port retry for all different packet classes	Andreas Hansson
2014-12-23	mem: Ensure DRAM controller is idle when in atomic mode	Andreas Hansson
2014-12-23	mem: Add rank-wise refresh to the DRAM controller	Omar Naji
2014-10-20	mem: Add DRAM device size and check against config	Omar Naji
2014-07-29	mem: DRAMPower integration for on-line DRAM power stats	Omar Naji
2014-09-20	mem: Add DDR4 bank group timing	Wendy Elsasser
2014-09-20	mem: Add memory rank-to-rank delay	Wendy Elsasser
2014-08-26	mem: Update DRAM controller comments	Andreas Hansson
2014-08-26	mem: Fix address interleaving bug in DRAM controller	Andreas Hansson
2014-06-30	mem: DRAMPower trace output	Andreas Hansson
2014-06-30	mem: Add bank and rank indices as fields to the DRAM bank	Andreas Hansson
2014-06-30	mem: Extend DRAM row bits from 16 to 32 for larger densities	Andreas Hansson
2014-05-09	mem: Add DRAM cycle time	Andreas Hansson
2014-05-09	mem: Simplify DRAM response scheduling	Andreas Hansson
2014-05-09	mem: Remove printing of DRAM params	Andreas Hansson
2014-05-09	mem: Add tRTP to the DRAM controller	Andreas Hansson
2014-05-09	mem: Merge DRAM latency calculation and bank state update	Andreas Hansson
2014-05-09	mem: Add tWR to DRAM activate and precharge constraints	Andreas Hansson
2014-05-09	mem: Add DRAM power states to the controller	Andreas Hansson
2014-05-09	mem: Ensure DRAM refresh respects timings	Andreas Hansson
2014-05-09	mem: Make DRAM read/write switching less conservative	Andreas Hansson
2014-03-23	mem: Track DRAM read/write switching and add hysteresis	Andreas Hansson
2014-03-23	mem: Rename SimpleDRAM to a more suitable DRAMCtrl	Andreas Hansson