summaryrefslogtreecommitdiff
path: root/src/mem/dramsim2.cc
AgeCommit message (Expand)Author
2015-12-31mem: Make cache terminology easier to understandAndreas Hansson
2015-11-06mem: Align rules for sinking inhibited packets at the slaveAndreas Hansson
2015-11-06mem: Unify delayed packet deletionAndreas Hansson
2015-07-13mem: Updated DRAMSim2 wrapper to new drain APIAndreas Hansson
2015-07-07sim: Refactor and simplify the drain APIAndreas Sandberg
2015-07-07sim: Make the drain state a global typed enumAndreas Sandberg
2015-03-02mem: Downstream components consumes new crossbar delaysMarco Balboni
2015-03-02mem: Split port retry for all different packet classesAndreas Hansson
2015-02-11mem: Clarification of packet crossbar timingsMarco Balboni
2014-10-16mem: Dynamically determine page bytes in memory componentsAndreas Hansson
2014-09-20mem: Rename Bus to XBar to better reflect its behaviourAndreas Hansson
2014-08-26mem: Fix DRAMSim2 cycle check when restoring from checkpointAndreas Hansson
2014-02-18mem: Add a wrapped DRAMSim2 memory controllerAndreas Hansson
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-01 19:08:31 +0000