summaryrefslogtreecommitdiff
path: root/src/mem/physical.cc
AgeCommit message (Expand)Author
2015-08-07base: Declare a type for context IDsAndreas Sandberg
2015-07-07sim: Refactor the serialization base classAndreas Sandberg
2015-02-16mem: mmap the backing store with MAP_NORESERVEAndreas Hansson
2015-02-16mem: Use the range cache for lookup as well as accessAndreas Hansson
2014-10-16mem: Modernise PhysicalMemory with C++11 featuresAndreas Hansson
2014-09-27misc: Fix a bunch of minor issues identified by static analysisAndreas Hansson
2014-09-20mem: Rename Bus to XBar to better reflect its behaviourAndreas Hansson
2014-02-18mem: Fix bug in PhysicalMemory use of mmap and munmapAndreas Hansson
2013-05-30mem: Avoid explicitly zeroing the memory backing storeAndreas Hansson
2013-03-01mem: Merge interleaved ranges when creating backing storeAndreas Hansson
2013-01-07mem: Merge ranges that are part of the conf tableAndreas Hansson
2013-01-07mem: Add interleaving bits to the address rangesAndreas Hansson
2013-01-07base: Simplify the AddrRangeMap by removing unused codeAndreas Hansson
2013-01-07base: Encapsulate the underlying fields in AddrRangeAndreas Hansson
2013-01-07mem: Remove the joining of neighbouring rangesAndreas Hansson
2013-01-07mem: Fix a bug in the memory serialization file namingAndreas Hansson
2012-11-16sim: have a curTick per eventqNilay Vaish
2012-10-15Mem: Separate the host and guest views of memory backing storeAndreas Hansson
2012-09-19AddrRange: Transition from Range<T> to AddrRangeAndreas Hansson
2012-04-06MEM: Enable multiple distributed generalized memoriesAndreas Hansson
2012-03-30Ruby: Remove the physMemPort and instead access memory directlyAndreas Hansson
2012-03-30MEM: Introduce the master/slave port sub-classes in C++William Wang
2012-03-22MEM: Split SimpleTimingPort into PacketQueue and portsAndreas Hansson
2012-02-24MEM: Move port creation to the memory object(s) constructionAndreas Hansson
2012-01-28Merge with the main repo.Gabe Black
2012-01-25Mem: Add simple bandwidth stats to PhysicalMemoryAli Saidi
2012-01-17MEM: Remove the functional ports from the memory systemWilliam Wang
2012-01-17MEM: Separate queries for snooping and address rangesAndreas Hansson
2012-01-07Merge with the main repository again.Gabe Black
2011-12-01physmem: Improved fatal message for size mismatchBrad Beckmann
2011-11-18SE/FS: Get rid of includes of config/full_system.hh.Gabe Black
2011-06-08Mem: Use sysconf to get the page size instead of the PAGE_SIZE macro.Gabe Black
2011-04-15trace: reimplement the DTRACE function so it doesn't use a vectorNathan Binkert
2011-04-15includes: sort all includesNathan Binkert
2011-03-01Spelling: Fix the a spelling error by changing mmaped to mmapped.Gabe Black
2011-02-23Mem: Print out memory when access > 8 bytesAli Saidi
2011-02-23Includes: Don't include isa_traits.hh and use the TheISA namespace unless rea...Ali Saidi
2010-11-19SE: Fix simulating more than 4GB of RAM in SE modeAli Saidi
2010-11-08ARM: Add checkpointing supportAli Saidi
2010-11-08Mem: Finish half-baked support for mmaping file in physmem.Ali Saidi
2010-01-19util: do checkpoint aggregation more cleanly, fix last changeset.Lisa Hsu
2009-11-04build: fix compile problems pointed out by gcc 4.4Nathan Binkert
2009-09-23arch: nuke arch/isa_specific.hh and move stuff to generated config/the_isa.hhNathan Binkert
2009-08-01Fix setting of INST_FETCH flag for O3 CPU.Steve Reinhardt
2009-07-08Registers: Add a registers.hh file as an ISA switched header.Gabe Black
2009-06-04types: clean up types, especially signed vs unsignedNathan Binkert
2009-05-17includes: sort includes againNathan Binkert
2009-05-17types: Move stuff for global types into src/base/types.hhNathan Binkert
2009-04-19Mem: Change isLlsc to isLLSC.Gabe Black
2009-04-19Memory: Rename LOCKED for load locked store conditional to LLSC.Gabe Black
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-01 09:14:02 +0000