| Age | Commit message (Expand) | Author |
|---|---|---|
| 2006-10-08 | Implement Alpha LL/SC support for SimpleCPU (Atomic & Timing) | Steve Reinhardt |
| 2006-08-30 | Move more common functionality into SimpleTimingPort, | Steve Reinhardt |
| 2006-08-16 | DRAM Memory doesn't crash the simulator now.. still untested. | Ali Saidi |
| 2006-08-16 | Fix Physical Memory to allow memory sizes bigger than 128MB. | Ali Saidi |
| 2006-07-20 | Move PioPort timing code into Simple Timing Port object | Ali Saidi |
| 2006-06-13 | Move SimObject creation and Port connection loops | Steve Reinhardt |
| 2006-05-31 | Updated Authors from bk prs info | Ali Saidi |
| 2006-05-30 | Minor further cleanup & commenting of Packet class. | Steve Reinhardt |
| 2006-05-26 | Significant rework of Packet class interface: | Steve Reinhardt |
| 2006-05-26 | Add names to memory Port objects for tracing. | Steve Reinhardt |
| 2006-05-23 | Minor fixes for full-system timing memory. | Steve Reinhardt |
| 2006-05-22 | New directory structure: | Steve Reinhardt |
 |
index : gem5 | |
| gem5 |
| summaryrefslogtreecommitdiff |