summaryrefslogtreecommitdiff
path: root/src/mem/protocol/MI_example-cache.sm
AgeCommit message (Expand)Author
2011-01-17Change interface between coherence protocols and CacheMemoryNilay Vaish
2010-12-01ruby: Converted old ruby debug calls to M5 debug callsNilay Vaish
2010-08-20ruby: Reincarnated the responding machine profilingBrad Beckmann
2010-03-21ruby: Reordered protocol buffersBrad Beckmann
2010-01-29ruby: MI_example updates to use the new config systemBrad Beckmann
2010-01-19ruby: new atomics implementationDerek Hower
2009-09-10protocol: made MI_example work with unordered networksDerek Hower
2009-08-04slicc: added MOESI_CMP_directory, DMA SequencerMsg, parameterized controllersDerek Hower
2009-07-20ruby: moved cache stats from Profiler to CacheMemoryDerek Hower
2009-07-06ruby: Import the latest ruby changes from gems.Nathan Binkert
2009-05-11ruby: Import ruby and slicc from GEMSNathan Binkert