index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mem
/
protocol
/
MOESI_hammer-cache.sm
Age
Commit message (
Expand
)
Author
2015-09-18
ruby: print addresses in hex
Nilay Vaish
2015-09-16
ruby: Add missing block deallocations in MOESI_hammer
Lena Olson
2015-09-16
ruby: message buffer, timer table: significant changes
Nilay Vaish
2015-09-05
ruby: call setMRU from L1 controllers, not from sequencer
Nilay Vaish
2015-09-05
ruby: declare all protocol message buffers as parameters
Nilay Vaish
2015-08-19
ruby: reverts to changeset: bf82f1f7b040
Nilay Vaish
2015-08-14
ruby: call setMRU from L1 controllers, not from sequencer
Nilay Vaish
2015-08-14
ruby: drop the [] notation for lookup function.
Nilay Vaish
2015-08-14
ruby: replace Address by Addr
Nilay Vaish
2015-08-14
ruby: rename variables Addr to addr
Nilay Vaish
2015-08-14
ruby: Protocol changes for SimObject MessageBuffers
Joel Hestness
2014-11-06
ruby: coherence protocols: remove data block from dirctory entry
Nilay Vaish
2014-09-01
ruby: message buffers: significant changes
Nilay Vaish
2014-09-01
ruby: slicc: change the way configurable members are specified
Nilay Vaish
2014-04-08
ruby: slicc: change enqueue statement
Nilay Vaish
2013-06-25
ruby: profiler: lots of inter-related changes
Nilay Vaish
2013-06-18
ruby: restrict Address to being a type and not a variable name
Lena Olson
2013-05-21
ruby: moesi hammer: cosmetic changes
Nilay Vaish
2013-05-21
ruby: add stats to .sm files, remove cache profiler
Nilay Vaish ext:(%2C%20Malek%20Musleh%20%3Cmalek.musleh%40gmail.com%3E)
2013-02-10
ruby: replace Time with Cycles (final patch in the series)
Nilay Vaish
2013-02-10
ruby: replaces Time with Cycles in many places
Nilay Vaish
2013-01-28
ruby: remove get_time()
Nilay Vaish
2012-12-11
ruby: change slicc to allow for constructor args
Nilay Vaish
2012-10-15
ruby: improved support for functional accesses
Nilay Vaish
2012-10-02
ruby: rename template_hack to template
Nilay Vaish
2012-04-06
MOESI_hammer: tbe allocation and dependent wakeup fixes
Brad Beckmann
2012-01-23
O3, Ruby: Forward invalidations from Ruby to O3 CPU
Nilay Vaish
2012-01-10
MOESI Hammer: Remove a couple of bugs
Nilay Vaish
2011-12-01
MOESI_hammer: fixed L2 to L1 infinite stalls and deadlock
Brad Beckmann
2011-07-06
MOESI_hammer: Fixed uniprocessor DMA bug
Brad Beckmann
2011-06-30
Ruby: Add support for functional accesses
Brad Beckmann ext:(%2C%20Nilay%20Vaish%20%3Cnilay%40cs.wisc.edu%3E)
2011-06-08
Ruby: Correctly set access permissions for directory entries
Nilay Vaish
2011-05-18
slicc: added vnet_type field to identify response vnets from others
Tushar Krishna
2011-04-01
hammer: fixed dma uniproc error
Brad Beckmann
2011-03-28
This patch supports cache flushing in MOESI_hammer
Somayeh Sardashti
2011-03-22
Ruby: Remove CacheMsg class from SLICC
Nilay Vaish
2011-03-19
Ruby: Convert CacheRequestType to RubyRequestType
Nilay Vaish
2011-03-19
MOESI_hammer: fixed dma bug with shared data
Brad Beckmann
2011-03-18
SLICC: Remove external_type for structures
Nilay Vaish
2011-03-18
SLICC: Remove the keyword wake_up_dependents
Nilay Vaish
2011-03-18
SLICC: Remove the keyword wake_up_all_dependents
Nilay Vaish
2011-02-23
ruby: automate permission setting
Brad Beckmann
2011-02-23
MOESI_hammer: cache probe address clean up
Brad Beckmann
2011-02-22
m5: merged in hammer fix
Brad Beckmann
2011-02-12
Ruby: Reorder Cache Lookup in Protocol Files
Nilay Vaish
2011-02-10
MOESI_hammer: fixed wakeup for SS->S transistion
Brad Beckmann
2011-02-06
ruby: support to stallAndWait the mandatory queue
Brad Beckmann
2011-02-06
MOESI_hammer: Added full-bit directory support
Brad Beckmann
2011-02-06
MOESI_hammer: trigge queue fix.
Joel Hestness
2011-01-17
Change interface between coherence protocols and CacheMemory
Nilay Vaish
[next]