summaryrefslogtreecommitdiff
path: root/src/mem/protocol/MOESI_hammer-dir.sm
AgeCommit message (Expand)Author
2015-08-14ruby: drop the [] notation for lookup function.Nilay Vaish
2015-08-14ruby: replace Address by AddrNilay Vaish
2015-08-14ruby: rename variables Addr to addrNilay Vaish
2015-08-14ruby: Protocol changes for SimObject MessageBuffersJoel Hestness
2014-11-06ruby: interface with classic memory controllerNilay Vaish
2014-11-06ruby: coherence protocols: remove data block from dirctory entryNilay Vaish
2014-09-01ruby: message buffers: significant changesNilay Vaish
2014-09-01ruby: slicc: change the way configurable members are specifiedNilay Vaish
2014-04-08ruby: slicc: change enqueue statementNilay Vaish
2013-06-18ruby: restrict Address to being a type and not a variable nameLena Olson
2013-02-10ruby: replace Time with Cycles (final patch in the series)Nilay Vaish
2013-02-10ruby: replaces Time with Cycles in many placesNilay Vaish
2013-01-28ruby: remove get_time()Nilay Vaish
2012-12-11ruby: change slicc to allow for constructor argsNilay Vaish
2012-10-15ruby: improved support for functional accessesNilay Vaish
2012-10-02ruby: rename template_hack to templateNilay Vaish
2012-04-06MOESI_hammer: tbe allocation and dependent wakeup fixesBrad Beckmann
2012-04-06MOESI_hammer: fixed bug with single cpu + flushes, then modified the regressi...Brad Beckmann
2012-01-17Ruby: Change the access permissions for MOESI hammerAndreas Hansson
2011-12-31SLICC: Use pointers for directory entriesNilay Vaish
2011-07-06MOESI_hammer: Fixed uniprocessor DMA bugBrad Beckmann
2011-06-30Ruby: Add support for functional accessesBrad Beckmann ext:(%2C%20Nilay%20Vaish%20%3Cnilay%40cs.wisc.edu%3E)
2011-06-08Ruby: Correctly set access permissions for directory entriesNilay Vaish
2011-05-18slicc: added vnet_type field to identify response vnets from othersTushar Krishna
2011-03-28This patch supports cache flushing in MOESI_hammerSomayeh Sardashti
2011-03-19MOESI_hammer: minor fixes to full-bit dirBrad Beckmann
2011-03-19MOESI_hammer: fixed dma bug with shared dataBrad Beckmann
2011-03-18SLICC: Remove external_type for structuresNilay Vaish
2011-03-18SLICC: Remove the keyword wake_up_dependentsNilay Vaish
2011-02-23ruby: automate permission settingBrad Beckmann
2011-02-06MOESI_hammer: fixed dir bug counting received acksBrad Beckmann
2011-02-06MOESI_hammer: Added full-bit directory supportBrad Beckmann
2011-01-17Change interface between coherence protocols and CacheMemoryNilay Vaish
2010-12-01ruby: Converted old ruby debug calls to M5 debug callsNilay Vaish
2010-08-20ruby: Added merge GETS optimization to hammerBrad Beckmann
2010-08-20ruby: Stall and wait input messages instead of recyclingBrad Beckmann
2010-08-20ruby: Recycle latency fix for hammerBrad Beckmann
2010-08-20MOESI_hammer: break down miss latency stalled cyclesBrad Beckmann
2010-08-20ruby: added probe filter support to hammerBrad Beckmann
2010-08-20ruby: Reduced ruby latenciesBrad Beckmann
2010-08-20ruby: Added bcast msg profiling to hammer and tokenBrad Beckmann
2010-03-21ruby: Reordered protocol buffersBrad Beckmann
2010-03-21ruby: Fixed small data msg bug in MOESI_hammer-dirBrad Beckmann
2010-01-29ruby: removed last level cache supportBrad Beckmann
2010-01-29ruby: fixed MOESI_hammer data writebacks to the directoryBrad Beckmann
2010-01-29ruby: Ruby changes required to use the python config systemBrad Beckmann
2010-01-29ruby: Make SLICC-generated objects SimObjects.Steve Reinhardt
2009-11-18ruby: MOESI hammer support for DMA reads and writesBrad Beckmann
2009-11-18ruby: Added a memory controller feature to MOESI hammerBrad Beckmann
2009-11-18ruby: Changes necessary to get the hammer protocol to work in GEM5Brad Beckmann
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-06 11:09:40 +0000