index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mem
/
ruby
/
slicc_interface
/
Controller.py
Age
Commit message (
Expand
)
Author
2019-05-14
mem-ruby: Hit latencies defined by the controllers
Tiago Muck
2019-04-28
mem: Minimize the use of MemObject.
Gabe Black
2019-02-12
python: Don't assume SimObjects live in the global namespace
Andreas Sandberg
2017-06-13
ruby: Add support for address ranges in the directory
Nikos Nikoleris
2014-11-06
ruby: interface with classic memory controller
Nilay Vaish
2014-03-01
ruby: make the max_size variable of the MessageBuffer unsigned
Nilay Vaish
2014-01-04
ruby: add support for clusters
Nilay Vaish
2013-03-22
ruby: connect two controllers using only message buffers
Nilay Vaish
2013-02-10
ruby: replaces Time with Cycles in many places
Nilay Vaish
2013-01-14
Ruby: use ClockedObject in Consumer class
Nilay Vaish
2012-11-02
sim: Include object header files in SWIG interfaces
Andreas Sandberg
2011-06-30
Ruby: Add support for functional accesses
Brad Beckmann ext:(%2C%20Nilay%20Vaish%20%3Cnilay%40cs.wisc.edu%3E)
2011-04-28
network: convert links & switches to first class C++ SimObjects
Brad Beckmann
2010-03-21
ruby: Added copyright to many Ruby *.py files
Brad Beckmann
2010-01-29
ruby: Convert most Ruby objects to M5 SimObjects.
Steve Reinhardt