summaryrefslogtreecommitdiff
path: root/src/mem/ruby/structures
AgeCommit message (Expand)Author
2016-06-06stats: Fixing regStats function for some SimObjectsDavid Guillen Fandos
2016-04-07Revert to 74c1e6513bd0 (sim: Thermal support for Linux)Andreas Sandberg
2014-11-18power: Add power states to ClockedObjectAkash Bagdia
2016-02-06style: fix missing spaces in control statementsSteve Reinhardt
2016-01-19gpu-compute: AMD's baseline GPU modelTony Gutierrez
2016-01-11scons: Enable -Wextra by defaultAndreas Hansson
2015-10-12misc: Add explicit overrides and fix other clang >= 3.5 issuesAndreas Hansson
2015-10-12misc: Remove redundant compiler-specific definesAndreas Hansson
2015-09-29ruby: Fix CacheMemory allocate leakJoel Hestness
2015-09-29ruby: RubyMemoryControl delete requestsJoel Hestness
2015-09-18ruby: print addresses in hexNilay Vaish
2015-09-17ruby: update WireBuffer API to match that of MessageBufferTony Gutierrez
2015-09-16ruby: message buffer, timer table: significant changesNilay Vaish
2015-09-16ruby: rename System.{hh,cc} to RubySystem.{hh,cc}David Hashe
2015-09-05ruby: call setMRU from L1 controllers, not from sequencerNilay Vaish
2015-09-05ruby: adds set and way indices to AbstractCacheEntryNilay Vaish
2015-09-01ruby: directory memory: drop unused variable.Nilay Vaish
2015-08-29ruby: eliminate type uint64 and int64Nilay Vaish
2015-08-27ruby: handle llsc accesses through CacheEntry, not CacheMemoryNilay Vaish
2015-08-21ruby: Move Rubys cache class from Cache.py to RubyCache.pyAndreas Hansson
2015-08-19ruby: reverts to changeset: bf82f1f7b040Nilay Vaish
2015-08-14ruby: directory memory: drop unused variable.Nilay Vaish
2015-08-14ruby: cache memory: drop {try,test}CacheAccess functionsNilay Vaish
2015-08-14ruby: call setMRU from L1 controllers, not from sequencerNilay Vaish
2015-08-14ruby: adds set and way indices to AbstractCacheEntryNilay Vaish
2015-08-14ruby: eliminate type uint64 and int64Nilay Vaish
2015-08-14ruby: slicc: use default argument valueNilay Vaish
2015-08-14ruby: handle llsc accesses through CacheEntry, not CacheMemoryNilay Vaish
2015-08-14ruby: replace Address by AddrNilay Vaish
2015-08-14ruby: Change PerfectCacheMemory::lookup to return pointerJoel Hestness
2015-08-14ruby: Remove the RubyCache/CacheMemory latencyJoel Hestness
2015-07-20ruby: expose access permission to replacement policiesDavid Hashe
2015-07-20ruby: fix deadlock bug in banked array resource checksDavid Hashe
2015-07-20ruby: allocate a block in CacheMemory without updating LRU stateDavid Hashe
2015-07-20ruby: speed up function used for cache walksDavid Hashe
2015-07-20ruby: initialize replacement policies with their own simobjsDavid Hashe
2015-07-20ruby: give access to cache tag/data latencies from SLICCDavid Hashe
2015-07-10ruby: replace global g_abs_controls with per-RubySystem varBrandon Potter
2015-07-10ruby: replace global g_system_ptr with per-object pointersBrandon Potter
2015-07-10ruby: remove extra whitespace and correct misspelled wordsBrandon Potter
2015-07-07sim: Refactor and simplify the drain APIAndreas Sandberg
2015-07-04ruby: drop NetworkMessage classNilay Vaish
2015-07-04ruby: remove message buffer nodeNilay Vaish
2015-05-26ruby: Deprecation warning for RubyMemoryControlAndreas Hansson
2015-03-02mem: Split port retry for all different packet classesAndreas Hansson
2014-11-06ruby: interface with classic memory controllerNilay Vaish
2014-11-06ruby: coherence protocols: remove data block from dirctory entryNilay Vaish
2014-11-06ruby: remove sparse memory.Nilay Vaish
2014-10-16mem: Dynamically determine page bytes in memory componentsAndreas Hansson
2014-10-11ruby: structures: coorect #ifndef macros in header filesNilay Vaish
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-18 10:58:02 +0000