index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mem
/
ruby
/
system
/
RubyPort.cc
Age
Commit message (
Expand
)
Author
2015-08-14
ruby: replace Address by Addr
Nilay Vaish
2015-07-20
mem: Hit callback delay fix
David Hashe
2015-07-10
ruby: replace global g_system_ptr with per-object pointers
Brandon Potter
2015-07-10
ruby: remove extra whitespace and correct misspelled words
Brandon Potter
2015-07-07
sim: Refactor and simplify the drain API
Andreas Sandberg
2015-07-07
sim: Decouple draining from the SimObject hierarchy
Andreas Sandberg
2015-07-07
sim: Make the drain state a global typed enum
Andreas Sandberg
2015-07-03
mem: Split WriteInvalidateReq into write and invalidate
Andreas Hansson
2015-03-02
mem: Split port retry for all different packet classes
Andreas Hansson
2015-02-26
Ruby: Update backing store option to propagate through to all RubyPorts
Jason Power
2015-01-22
mem: Always use SenderState for response routing in RubyPort
Andreas Hansson
2014-11-06
ruby: provide a backing store
Nilay Vaish
2014-10-16
misc: Move AddrRangeList from port.hh to addr_range.hh
Andreas Hansson
2014-10-16
arch,x86,mem: Dynamically determine the ISA for Ruby store check
Andreas Hansson
2014-09-27
misc: Fix a bunch of minor issues identified by static analysis
Andreas Hansson
2014-03-20
ruby: no piobus in se mode
Nilay Vaish
2014-03-17
ruby: remove some of the unnecessary code
Nilay Vaish
2014-02-23
ruby: route all packets through ruby port
Nilay Vaish
2014-02-23
ruby: Simplify RubyPort flow control and routing
Andreas Hansson
2013-07-18
mem: Set the cache line size on a system level
Andreas Hansson
2013-04-22
mem: Replace check with panic where inhibited should not happen
Andreas Hansson
2013-04-09
Ruby: Fix RubyPort evict packet memory leak
Joel Hestness
2013-02-19
scons: Fix warnings issued by clang 3.2svn (XCode 4.6)
Andreas Hansson
2013-02-19
mem: Add predecessor to SenderState base class
Andreas Hansson
2013-02-10
ruby: enable multiple clock domains
Nilay Vaish
2012-11-02
sim: Move the draining interface into a separate base class
Andreas Sandberg
2012-10-15
Port: Add protocol-agnostic ports in the port hierarchy
Andreas Hansson
2012-10-02
ruby: move functional access to ruby system
Nilay Vaish
2012-09-23
RubyPort and Sequencer: Fix draining
Joel Hestness
2012-09-11
Ruby: Use uint8_t instead of uint8 everywhere
Nilay Vaish
2012-09-10
Ruby System: Convert to Clocked Object
Nilay Vaish
2012-08-27
Ruby: Remove RubyEventQueue
Nilay Vaish
2012-08-22
Port: Extend the QueuedPort interface and use where appropriate
Andreas Hansson
2012-08-15
O3,ARM: fix some problems with drain/switchout functionality and add Drain DP...
Anthony Gutierrez
2012-07-09
Port: Make getAddrRanges const
Andreas Hansson
2012-07-09
Port: Add isSnooping to slave port (asking master port)
Andreas Hansson
2012-05-04
Ruby: Ensure snoop requests are sent using sendTimingSnoopReq
Andreas Hansson
2012-05-01
MEM: Separate requests and responses for timing accesses
Andreas Hansson
2012-04-14
MEM: Remove the Broadcast destination from the packet
Andreas Hansson
2012-04-14
MEM: Separate snoops and normal memory requests/responses
Andreas Hansson
2012-04-06
MEM: Enable multiple distributed generalized memories
Andreas Hansson
2012-03-30
Ruby: Remove the physMemPort and instead access memory directly
Andreas Hansson
2012-03-30
MEM: Introduce the master/slave port sub-classes in C++
William Wang
2012-03-22
MEM: Split SimpleTimingPort into PacketQueue and ports
Andreas Hansson
2012-03-02
Ruby: Rename RubyPort::sendTiming to avoid overriding base class
Andreas Hansson
2012-02-24
MEM: Move port creation to the memory object(s) construction
Andreas Hansson
2012-02-13
MEM: Introduce the master/slave port roles in the Python classes
Andreas Hansson
2012-02-12
mem: Add a master ID to each request object.
Ali Saidi
2012-01-30
MEM: Make the RubyPort physMemPort a PioPort instead of M5Port
Andreas Hansson
2012-01-23
O3, Ruby: Forward invalidations from Ruby to O3 CPU
Nilay Vaish
[next]