summaryrefslogtreecommitdiff
path: root/src/mem/ruby/system/RubyPort.hh
AgeCommit message (Expand)Author
2015-08-14ruby: replace Address by AddrNilay Vaish
2015-07-10ruby: replace global g_system_ptr with per-object pointersBrandon Potter
2015-07-07sim: Refactor and simplify the drain APIAndreas Sandberg
2015-07-07sim: Decouple draining from the SimObject hierarchyAndreas Sandberg
2015-06-25Ruby: Remove assert in RubyPort retry list logicJason Power
2015-03-02mem: Split port retry for all different packet classesAndreas Hansson
2014-11-06ruby: provide a backing storeNilay Vaish
2014-10-16arch,x86,mem: Dynamically determine the ISA for Ruby store checkAndreas Hansson
2014-09-01ruby: move files from ruby/system to ruby/structuresNilay Vaish
2014-03-17ruby: remove some of the unnecessary codeNilay Vaish
2014-02-23ruby: route all packets through ruby portNilay Vaish
2014-02-23ruby: Simplify RubyPort flow control and routingAndreas Hansson
2014-01-10ruby: move all statistics to stats.txt, eliminate ruby.statsNilay Vaish
2013-07-18mem: Set the cache line size on a system levelAndreas Hansson
2013-02-19scons: Fix warnings issued by clang 3.2svn (XCode 4.6)Andreas Hansson
2013-02-19mem: Add predecessor to SenderState base classAndreas Hansson
2013-02-10ruby: enable multiple clock domainsNilay Vaish
2012-11-02sim: Move the draining interface into a separate base classAndreas Sandberg
2012-10-15Port: Add protocol-agnostic ports in the port hierarchyAndreas Hansson
2012-10-02ruby: move functional access to ruby systemNilay Vaish
2012-09-23RubyPort and Sequencer: Fix drainingJoel Hestness
2012-08-22Port: Extend the QueuedPort interface and use where appropriateAndreas Hansson
2012-07-09Port: Make getAddrRanges constAndreas Hansson
2012-05-01MEM: Separate requests and responses for timing accessesAndreas Hansson
2012-04-14MEM: Separate snoops and normal memory requests/responsesAndreas Hansson
2012-03-30Ruby: Remove the physMemPort and instead access memory directlyAndreas Hansson
2012-03-30MEM: Introduce the master/slave port sub-classes in C++William Wang
2012-03-22MEM: Split SimpleTimingPort into PacketQueue and portsAndreas Hansson
2012-03-02Ruby: Rename RubyPort::sendTiming to avoid overriding base classAndreas Hansson
2012-02-24MEM: Move port creation to the memory object(s) constructionAndreas Hansson
2012-01-30MEM: Make the RubyPort physMemPort a PioPort instead of M5PortAndreas Hansson
2012-01-23O3, Ruby: Forward invalidations from Ruby to O3 CPUNilay Vaish
2012-01-11Ruby: Resurrect Cache Warmup CapabilityNilay Vaish
2012-01-11Ruby Port: Add a list of cpu ports attached to this portNilay Vaish
2011-11-14Ruby: Process packet instead of RubyRequest in SequencerNilay Vaish
2011-06-30Ruby: Add support for functional accessesBrad Beckmann ext:(%2C%20Nilay%20Vaish%20%3Cnilay%40cs.wisc.edu%3E)
2011-04-15includes: sort all includesNathan Binkert
2011-02-25Ruby: Remove librubyNilay Vaish
2011-02-06mem: Added support for Null data packetBrad Beckmann
2011-02-06ruby: Fix RubyPort to properly handle retrysBrad Beckmann
2011-02-06Ruby: Fix to return cache block size to CPU for split data transfersJoel Hestness
2010-04-02ruby: get "using namespace" out of headersNathan Binkert
2010-03-22ruby: style passNathan Binkert
2010-01-29ruby: Removed static members in RubyPort including hitcallbackBrad Beckmann
2010-01-29ruby: added the GEMS ruby testerBrad Beckmann
2010-01-29ruby: FS support using the new configuration systemBrad Beckmann
2010-01-29ruby: Ruby changes required to use the python config systemBrad Beckmann
2010-01-29ruby: Convert most Ruby objects to M5 SimObjects.Steve Reinhardt
2009-07-06ruby: Import the latest ruby changes from gems.Nathan Binkert