summaryrefslogtreecommitdiff
path: root/src/mem/ruby/system
AgeCommit message (Expand)Author
2015-07-20mem: Hit callback delay fixDavid Hashe
2015-07-20ruby: add useful dprints to sequencerBrad Beckmann
2015-07-24ruby: dma sequencer: removes redundant codeBrandon Potter
2015-07-10ruby: replace global g_abs_controls with per-RubySystem varBrandon Potter
2015-07-10ruby: replace global g_system_ptr with per-object pointersBrandon Potter
2015-07-10ruby: replace g_ruby_start with per-RubySystem m_start_cycleBrandon Potter
2015-07-10ruby: remove extra whitespace and correct misspelled wordsBrandon Potter
2015-07-07sim: Refactor and simplify the drain APIAndreas Sandberg
2015-07-07sim: Decouple draining from the SimObject hierarchyAndreas Sandberg
2015-07-07sim: Make the drain state a global typed enumAndreas Sandberg
2015-07-07sim: Refactor the serialization base classAndreas Sandberg
2015-07-03mem: Split WriteInvalidateReq into write and invalidateAndreas Hansson
2015-06-25Ruby: Remove assert in RubyPort retry list logicJason Power
2015-05-19ruby: Fix RubySystem warm-up and cool-down scopeJoel Hestness
2015-03-23mem: rename Locked/LOCKED to LockedRMW/LOCKED_RMWSteve Reinhardt
2015-03-02mem: Split port retry for all different packet classesAndreas Hansson
2015-02-26Ruby: Update backing store option to propagate through to all RubyPortsJason Power
2015-01-22mem: Always use SenderState for response routing in RubyPortAndreas Hansson
2015-01-22mem: Clean up Request initialisationAndreas Hansson
2014-12-02mem: Add const getters for write packet dataAndreas Hansson
2014-12-02mem: Remove null-check bypassing in Packet::getPtrAndreas Hansson
2014-11-06ruby: provide a backing storeNilay Vaish
2014-11-06ruby: interface with classic memory controllerNilay Vaish
2014-11-06ruby: coherence protocols: remove data block from dirctory entryNilay Vaish
2014-11-06ruby: remove sparse memory.Nilay Vaish
2014-11-06ruby: single physical memory in fs modeNilay Vaish
2014-11-06ruby: dma sequencer: remove RubyPort as parent classNilay Vaish
2014-10-16misc: Move AddrRangeList from port.hh to addr_range.hhAndreas Hansson
2014-10-16mem: Use shared_ptr for Ruby Message classesAndreas Hansson
2014-10-16arch,x86,mem: Dynamically determine the ISA for Ruby store checkAndreas Hansson
2014-10-01misc: Fix issues identified by static analysisAndreas Hansson
2014-09-27misc: Fix a bunch of minor issues identified by static analysisAndreas Hansson
2014-09-01ruby: eliminate type TimeNilay Vaish
2014-09-01ruby: move files from ruby/system to ruby/structuresNilay Vaish
2014-05-31style: eliminate equality tests with true and falseSteve Reinhardt
2014-04-19ruby: recorder: Fix (de-)serializing with different cache block-sizesMarco Elver
2014-03-20ruby: no piobus in se modeNilay Vaish
2014-03-17ruby: remove some of the unnecessary codeNilay Vaish
2014-02-23ruby: route all packets through ruby portNilay Vaish
2014-02-23ruby: Simplify RubyPort flow control and routingAndreas Hansson
2014-02-23ruby: remove few not required #includesNilay Vaish
2014-02-21ruby: cache: remove not required variable m_cache_nameNilay Vaish
2014-02-20ruby: message buffer: removes some unecessary functions.Nilay Vaish
2014-02-06ruby: memory controller: use MemoryNode *Nilay Vaish
2014-01-10ruby: move all statistics to stats.txt, eliminate ruby.statsNilay Vaish
2014-01-04ruby: some small changesNilay Vaish
2013-10-15ruby: eliminate non-determinism from ruby.stats outputSteve Reinhardt
2013-09-06ruby: network: convert to gem5 style statsNilay Vaish
2013-09-06ruby: converts sparse memory stats to gem5 styleNilay Vaish
2013-07-18mem: Set the cache line size on a system levelAndreas Hansson