summaryrefslogtreecommitdiff
path: root/src/mem/ruby/system
AgeCommit message (Expand)Author
2013-09-06ruby: network: convert to gem5 style statsNilay Vaish
2013-09-06ruby: converts sparse memory stats to gem5 styleNilay Vaish
2013-07-18mem: Set the cache line size on a system levelAndreas Hansson
2013-06-27sim: Add the notion of clock domains to all ClockedObjectsAkash Bagdia
2013-06-27config: Remove redundant explicit setting of default clocksAkash Bagdia
2013-06-25ruby: profiler: lots of inter-related changesNilay Vaish
2013-06-18ruby: restrict Address to being a type and not a variable nameLena Olson
2013-06-09ruby: stats: use gem5's stats for cache and memory controllersNilay Vaish
2013-05-21ruby: add stats to .sm files, remove cache profilerNilay Vaish ext:(%2C%20Malek%20Musleh%20%3Cmalek.musleh%40gmail.com%3E)
2013-04-23ruby: patch checkpoint restore with garnetNilay Vaish
2013-04-22mem: Replace check with panic where inhibited should not happenAndreas Hansson
2013-04-22sim: separate nextCycle() and clockEdge() in clockedObjectsDam Sunwoo
2013-04-09Ruby: Fix RubyPort evict packet memory leakJoel Hestness
2013-04-09Ruby: Delete packet requests during warmupJoel Hestness
2013-04-07Ruby System, Cache Recorder: Use delete [] for trace varsJoel Hestness
2013-03-22ruby: consumer: avoid using receiver side clockNilay Vaish
2013-03-22ruby: keep histogram of outstanding requests in seqNilay Vaish
2013-03-06ruby: remove the functional copy of memory in se modeNilay Vaish
2013-03-02ruby: fixes functional writes to RubyRequestBlake Hechtman ext:(%2C%20Nilay%20Vaish%20%3Cnilay%40cs.wisc.edu%3E)
2013-02-28ruby: mesi coherence protocol: invalidate lockDibakar Gope ext:(%2C%20Nilay%20Vaish%20%3Cnilay%40cs.wisc.edu%3E)
2013-02-19scons: Fix warnings issued by clang 3.2svn (XCode 4.6)Andreas Hansson
2013-02-19scons: Add warning for missing declarationsAndreas Hansson
2013-02-19scons: Fix up numerous warnings about name shadowingAndreas Hansson
2013-02-19sim: Make clock private and access using clockPeriod()Andreas Hansson
2013-02-19mem: Add predecessor to SenderState base classAndreas Hansson
2013-02-14Ruby: Fix compilation errors on gcc 4.7 and clang 3.2Andreas Hansson
2013-02-10ruby: enable multiple clock domainsNilay Vaish
2013-02-10ruby: replace Time with Cycles (final patch in the series)Nilay Vaish
2013-02-10ruby: replace Time with Tick in replacement policy classesNilay Vaish
2013-02-10ruby: convert block size, memory size to unsignedNilay Vaish
2013-02-10ruby: replace Time with Cycles in Memory ControllerNilay Vaish
2013-02-10ruby: Replace Time with Cycles in SequencerMessageNilay Vaish
2013-02-10ruby: replace Time with Cycles in Message classNilay Vaish
2013-02-10ruby: replaces Time with Cycles in many placesNilay Vaish
2013-02-10ruby: record fully busy cycle with in the controllerNilay Vaish
2013-01-31ruby: correct computation of number of bits required for addressNilay Vaish
2013-01-14ruby sequencer: converts cycles to ticks in deadlock panic()Malek Musleh
2013-01-14Ruby: remove reference to g_system_ptr from class MessageNilay Vaish
2013-01-14Ruby: use ClockedObject in Consumer classNilay Vaish
2012-11-16sim: have a curTick per eventqNilay Vaish
2012-11-10ruby: bug in functionalRead, revert recent changesNilay Vaish
2012-11-02ruby: reset and dump stats along with reset of the systemHamid Reza Khaleghzadeh ext:(%2C%20Lluc%20Alvarez%20%3Clluc.alvarez%40bsc.es%3E%2C%20Nilay%20Vaish%20%3Cnilay%40cs.wisc.edu%3E)
2012-11-02sim: Move the draining interface into a separate base classAndreas Sandberg
2012-11-02sim: Include object header files in SWIG interfacesAndreas Sandberg
2012-10-15ruby: improved support for functional accessesNilay Vaish
2012-10-15 ruby: register multiple memory controllersNilay Vaish
2012-10-15ruby: remove AbstractMemOrCacheNilay Vaish
2012-10-15ruby banked array: do away with event schedulingNilay Vaish
2012-10-15ruby: reset timing after cache warm upNilay Vaish
2012-10-15Port: Add protocol-agnostic ports in the port hierarchyAndreas Hansson