summaryrefslogtreecommitdiff
path: root/src/mem/slicc/symbols/StateMachine.py
AgeCommit message (Expand)Author
2015-07-20slicc: support for arbitrary DPRINTF flags (not just RubySlicc)David Hashe
2015-07-20slicc: support for multiple cache entry types in the same state machineDavid Hashe
2015-07-20slicc: support for transitions with a wildcard next stateDavid Hashe
2015-07-20slicc: support for multiple message types on the same bufferDavid Hashe
2015-08-01slicc: fatal->panic on invalid transitionsBrad Beckmann
2015-07-10ruby: replace global g_abs_controls with per-RubySystem varBrandon Potter
2015-07-10ruby: replace global g_system_ptr with per-object pointersBrandon Potter
2015-07-10ruby: remove extra whitespace and correct misspelled wordsBrandon Potter
2014-11-06ruby: interface with classic memory controllerNilay Vaish
2014-11-06ruby: remove the function functionalReadBuffers()Nilay Vaish
2014-09-01ruby: message buffers: significant changesNilay Vaish
2014-09-01ruby: slicc: change the way configurable members are specifiedNilay Vaish
2014-09-01ruby: slicc: improve the grammarNilay Vaish
2014-09-01ruby: slicc: donot prefix machine name to variablesNilay Vaish
2014-09-01ruby: remove unused toString() from AbstractControllerNilay Vaish
2014-05-23ruby: slicc: remove unused ids DNUCA*Nilay Vaish
2014-03-20ruby: slicc: code refactorNilay Vaish
2014-02-20ruby: controller: slight code refactoringNilay Vaish
2014-01-10ruby: move all statistics to stats.txt, eliminate ruby.statsNilay Vaish
2014-01-09ruby: fix bug introduced to revision 8523754f8885Nilay Vaish
2014-01-04ruby: add a three level MESI protocol.Nilay Vaish
2013-12-20ruby: slicc: replace max_in_port_rank with number of inportsNilay Vaish
2013-09-06ruby: converts sparse memory stats to gem5 styleNilay Vaish
2013-08-07ruby: slicc: move some code to AbstractControllerNilay Vaish
2013-06-28ruby: append transition comment only when in opt/debugNilay Vaish
2013-06-09ruby: stats: use gem5's stats for cache and memory controllersNilay Vaish
2013-05-21ruby: add stats to .sm files, remove cache profilerNilay Vaish ext:(%2C%20Malek%20Musleh%20%3Cmalek.musleh%40gmail.com%3E)
2013-04-09Ruby: Order profilers based on versionJoel Hestness
2013-03-22ruby: slicc: set sender, receiver clock objs for optional queueNilay Vaish
2013-03-22slicc: remove check if the L1Cache has a sequencerNilay Vaish
2013-03-22ruby: move stall and wakeup functions to AbstractControllerNilay Vaish
2013-03-22ruby: connect two controllers using only message buffersNilay Vaish
2013-02-19slicc: remove unused variable message_buffer_namesNilay Vaish
2013-02-10ruby: enable multiple clock domainsNilay Vaish
2013-02-10ruby: replaces Time with Cycles in many placesNilay Vaish
2013-02-10ruby: record fully busy cycle with in the controllerNilay Vaish
2013-01-14Ruby: use ClockedObject in Consumer classNilay Vaish
2012-12-11ruby: add support for prefetching to MESI protocolNilay Vaish
2012-12-11ruby: change slicc to allow for constructor argsNilay Vaish
2012-11-02sim: Include object header files in SWIG interfacesAndreas Sandberg
2012-10-15ruby: improved support for functional accessesNilay Vaish
2012-10-02ruby: rename template_hack to templateNilay Vaish
2012-10-02ruby: remove some unused things in sliccNilay Vaish
2012-09-18ruby: avoid using g_system_ptr for event schedulingNilay Vaish
2012-09-12Ruby: Modify Scons so that we can put .sm files in extrasJason Power
2012-08-27Ruby: Remove RubyEventQueueNilay Vaish
2012-07-10ruby: banked cache array resource modelBrad Beckmann
2012-07-10ruby: tag and data cache access supportJoel Hestness
2012-07-10ruby: memory controllers now inherit from an abstract "MemoryControl" classNuwan Jayasena
2012-04-14clang/gcc: Fix compilation issues with clang 3.0 and gcc 4.6Andreas Hansson