index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mem
Age
Commit message (
Expand
)
Author
2012-09-18
Mem: Add a maximum bandwidth to SimpleMemory
Andreas Hansson
2012-09-14
scons: Use c++0x with gcc >= 4.4 instead of 4.6
Andreas Hansson
2012-09-12
Ruby: Modify Scons so that we can put .sm files in extras
Jason Power
2012-09-11
clang: Fix issues identified by the clang static analyzer
Andreas Hansson
2012-09-11
Cache: Split invalidateBlk up to seperate block vs. tags
Lena Olson
2012-09-11
Ruby: Use uint32_t instead of uint32 everywhere
Nilay Vaish
2012-09-11
Ruby: Use uint8_t instead of uint8 everywhere
Nilay Vaish
2012-09-10
Ruby System: Convert to Clocked Object
Nilay Vaish
2012-09-10
Ruby Slicc: remove the call to cin.get() function
Nilay Vaish
2012-09-10
Mem: Allow serializing of more than INT_MAX bytes
Marco Elver
2012-09-07
Param: Transition to Cycles for relevant parameters
Andreas Hansson
2012-09-05
Ruby Memory Controller: Fix clocking
Joel Hestness
2012-08-28
Ruby: Correct DataBlock =operator
Jason Power
2012-08-28
Clock: Add a Cycles wrapper class and use where applicable
Andreas Hansson
2012-08-28
Port: Stricter port bind/unbind semantics
Andreas Hansson
2012-08-27
Ruby: remove README.debugging and Decommissioning_note
Nilay Vaish
2012-08-27
Ruby: Remove RubyEventQueue
Nilay Vaish
2012-08-27
Ruby Memory Vector: Allow more than 4GB of memory
Nilay Vaish
2012-08-25
MESI Protocol: Correct the virtual network in profile functions
Nilay Vaish
2012-08-25
MESI Coherence Protocol: Add copyright notice
Nilay Vaish
2012-08-22
Packet: Remove NACKs from packet and its use in endpoints
Andreas Hansson
2012-08-22
Bridge: Remove NACKs in the bridge and unify with packet queue
Andreas Hansson
2012-08-22
Port: Extend the QueuedPort interface and use where appropriate
Andreas Hansson
2012-08-21
PacketQueue: Allow queuing in the same tick as desired send tick
Andreas Hansson
2012-08-21
Clock: Move the clock and related functions to ClockedObject
Andreas Hansson
2012-08-19
Ruby Banked Array: add copyrights
Nilay Vaish
2012-08-16
Ruby: Add RubySystem parameter to MemoryControl
Jason Power
2012-08-15
O3,ARM: fix some problems with drain/switchout functionality and add Drain DP...
Anthony Gutierrez
2012-08-10
Ruby: Clean up topology changes
Jason Power
2012-08-06
SETranslatingPortProxy: fix bug in tryReadString()
Steve Reinhardt
2012-08-01
Ruby NetDest: add assert for bad element in netdest
Jason Power
2012-07-27
cache: don't allow dirty data in the i-cache
Anthony Gutierrez
2012-07-23
Bridge: Use EventWrapper instead of Event subclass for sendEvent
Andreas Hansson
2012-07-12
Mem: Make SimpleMemory single ported
Andreas Hansson
2012-07-12
Ruby: remove config information from ruby.stats
Nilay Vaish
2012-07-12
Ruby: remove some unused stuff from SLICC files
Nilay Vaish
2012-07-11
ruby: improved DRAM reset comment
Brad Beckmann
2012-07-10
# User Brad Beckmann <Brad.Beckmann@amd.com>
Brad Beckmann
2012-07-10
# User Brad Beckmann <Brad.Beckmann@amd.com>
Brad Beckmann
2012-07-10
imported patch jason/slicc-external-structure-fix
Brad Beckmann
2012-07-10
ruby: banked cache array resource model
Brad Beckmann
2012-07-10
ruby: tag and data cache access support
Joel Hestness
2012-07-10
ruby: adds reset function to Ruby memory controllers
Nuwan Jayasena
2012-07-10
ruby: memory controllers now inherit from an abstract "MemoryControl" class
Nuwan Jayasena
2012-07-10
ruby: changes how Topologies are created
Brad Beckmann
2012-07-09
Mem: Make members relating to range and size constant
Andreas Hansson
2012-07-09
Port: Hide the queue implementation in SimpleTimingPort
Andreas Hansson
2012-07-09
Port: Align port names in C++ and Python
Andreas Hansson
2012-07-09
Bus: Make the default bus width 8 bytes instead of 64
Andreas Hansson
2012-07-09
Bus: Split the bus into separate request/response layers
Andreas Hansson
[prev]
[next]