gem5 - gem5

Age	Commit message (Expand)	Author
2014-05-09	mem: Add DRAM power states to the controller	Andreas Hansson
2014-05-09	mem: Ensure DRAM refresh respects timings	Andreas Hansson
2014-05-09	mem: Make DRAM read/write switching less conservative	Andreas Hansson
2014-05-09	mem: Squash prefetch requests from downstream caches	Mitch Hayenga
2014-05-09	mem: Auto-generate CommMonitor trace file names	Sascha Bischoff
2014-04-01	mem: Don't print out the data of a cache block	Mitch Hayenga
2014-04-19	ruby: slicc: remove old documentation	Nilay Vaish
2014-04-19	ruby: slicc: slight change to rule for transitions	Nilay Vaish
2014-04-19	ruby: recorder: Fix (de-)serializing with different cache block-sizes	Marco Elver
2014-04-08	ruby: slicc: change enqueue statement	Nilay Vaish
2014-04-08	ruby: coherence protocols: drop the phrase IntraChip	Nilay Vaish
2014-03-23	mem: Track DRAM read/write switching and add hysteresis	Andreas Hansson
2014-03-23	mem: Rename SimpleDRAM to a more suitable DRAMCtrl	Andreas Hansson
2014-03-23	mem: Change memory defaults to be more representative	Andreas Hansson
2014-03-23	mem: Add close adaptive paging policy to DRAM controller model	Wendy Elsasser
2014-03-23	mem: DRAM controller tidying up	Andreas Hansson
2014-03-23	mem: Fix bug in DRAM bytes per activate	Andreas Hansson
2014-03-23	mem: Limit the accesses to a page before forcing a precharge	Andreas Hansson
2014-03-23	mem: Make DRAM write queue draining more aggressive	Andreas Hansson
2014-03-23	mem: DDR3 config for comparing with DRAMSim2	Neha Agarwal
2014-03-23	mem: More descriptive address-mapping scheme names	Andreas Hansson
2014-03-23	ruby: Move Ruby debug flags to ruby dir and remove stale options	Andreas Hansson
2014-03-23	mem: Include the DRAMSim2 wrapper in NULL build	Andreas Hansson
2014-03-23	mem: CommMonitor trace warn on non-timing mode	Sascha Bischoff
2014-03-20	ruby: consumer: avoid accessing wakeup times when waking up	Nilay Vaish
2014-03-20	ruby: garnet: convert network interfaces into clocked objects	Nilay Vaish
2014-03-20	ruby: slicc: code refactor	Nilay Vaish
2014-03-20	ruby: no piobus in se mode	Nilay Vaish
2014-03-17	ruby: remove some of the unnecessary code	Nilay Vaish
2014-03-07	mem: Fix incorrect assert failure in the Cache	Prakash Ramrakhyani
2014-03-07	mem: Wakeup sleeping CPUs without caches on LLSC	Ali Saidi
2014-03-01	ruby: message buffer: changes related to tracking push/pop times	Nilay Vaish
2014-03-01	ruby: make the max_size variable of the MessageBuffer unsigned	Nilay Vaish
2014-03-01	ruby: profiler: statically allocate stats variable	Nilay Vaish
2014-02-23	ruby: route all packets through ruby port	Nilay Vaish
2014-02-23	ruby: Simplify RubyPort flow control and routing	Andreas Hansson
2014-02-23	ruby: message buffer: refactor code	Nilay Vaish
2014-02-23	ruby: remove few not required #includes	Nilay Vaish
2014-02-23	ruby: slicc: remove unused COPY_HEAD functionality	Nilay Vaish
2014-02-23	ruby: protocols: remove unused action z_stall	Nilay Vaish
2014-02-21	ruby: network: move message buffers to base network class.	Nilay Vaish
2014-02-21	ruby: network: garnet: fixed: removes net_ptr from links	Nilay Vaish
2014-02-21	ruby: cache: remove not required variable m_cache_name	Nilay Vaish
2014-02-20	ruby: network: garnet: fixed: removes next cycle functions	Nilay Vaish
2014-02-20	ruby: controller: slight code refactoring	Nilay Vaish
2014-02-20	ruby: mesi three level: rename incorrectly named files	Nilay Vaish
2014-02-20	ruby: network: removes unused code.	Nilay Vaish
2014-02-20	ruby: slicc: slight code refactoring	Nilay Vaish
2014-02-20	ruby: message buffer: removes some unecessary functions.	Nilay Vaish
2014-02-18	mem: Fix bug in PhysicalMemory use of mmap and munmap	Andreas Hansson