summaryrefslogtreecommitdiff
path: root/src/mem
AgeCommit message (Expand)Author
2006-10-08Only respond if the pkt needs a response.Ron Dreslinski
2006-10-08Merge zizzer:/z/m5/Bitkeeper/newmemRon Dreslinski
2006-10-08Move away from using the statusChange function on snoops. Clean up snooping ...Ron Dreslinski
2006-10-08Replace tests of LOCKED/UNCACHEABLE flags with isLocked()/isUncacheable().Steve Reinhardt
2006-10-08Implement Alpha LL/SC support for SimpleCPU (Atomic & Timing)Steve Reinhardt
2006-10-07Fix a missing pointerRon Dreslinski
2006-10-07No need to keep trying to request the data bus if we are already waiting.Ron Dreslinski
2006-10-07Add mechanism for caches to handle failure of the fast path on responses.Ron Dreslinski
2006-10-07Fix infinite writebacks bug in cache.Ron Dreslinski
2006-10-06Merge zizzer:/z/m5/Bitkeeper/newmemRon Dreslinski
2006-10-06Another thread number removedRon Dreslinski
2006-10-06Remove threadnum from cache everywhere for nowRon Dreslinski
2006-10-06there are two main thrusts of this changeset.Lisa Hsu
2006-10-05Fixes for functional accesses to use the snoop path.Ron Dreslinski
2006-10-05First pass at snooping stuff that compiles and doesn't break.Ron Dreslinski
2006-08-30Move more common functionality into SimpleTimingPort,Steve Reinhardt
2006-08-30Minor include file & formatting cleanup.Steve Reinhardt
2006-08-28Make address formats consistent in DPRINTFs.Steve Reinhardt
2006-08-22Still need LL/SC support in cache, add hack to always return success for nowRon Dreslinski
2006-08-22Commiting a version of the multi-phase snoop atomic bus so people can see the...Ron Dreslinski
2006-08-21Merge zizzer:/z/m5/Bitkeeper/newmemRon Dreslinski
2006-08-21Changes so that time in the packet is actually set properly.Ron Dreslinski
2006-08-17Changes to build m5.fastSteve Reinhardt
2006-08-16DRAM Memory doesn't crash the simulator now.. still untested.Ali Saidi
2006-08-16Merge zizzer:/bk/newmemAli Saidi
2006-08-16Fix Physical Memory to allow memory sizes bigger than 128MB.Ali Saidi
2006-08-16Merge zizzer:/z/m5/Bitkeeper/newmemRon Dreslinski
2006-08-16Fixes for blocking in the caches that needed to be pulledRon Dreslinski
2006-08-15Merge zizzer:/bk/newmemAli Saidi
2006-08-15fixes for gcc 4.1Ali Saidi
2006-08-15Pulled out changes to fix EIO programs with caches. Also fixes any translati...Ron Dreslinski
2006-08-15Merge zizzer:/z/m5/Bitkeeper/newmemRon Dreslinski
2006-08-15Some changes to support blocking in the cachesRon Dreslinski
2006-08-15Merge zizzer.eecs.umich.edu:/bk/newmemGabe Black
2006-08-15Cleaned up include files and got rid of many using directives in header files.Gabe Black
2006-08-14Fix up doxygen.Steve Reinhardt
2006-08-14Changed the size parameter from int to int64_tGabe Black
2006-08-11#include of iostream needed.Gabe Black
2006-08-11Pushed most of constants.hh back into isa_traits.hh and regfile.hh and create...Gabe Black
2006-07-20Move PioPort timing code into Simple Timing Port objectAli Saidi
2006-07-10Some fixes so that MSHR's are matched and we don't issue overlapping requests...Ron Dreslinski
2006-07-10Fix offset calculation. Now L2's work with timing&atomic.Ron Dreslinski
2006-07-07Fix address range calculation. Still need bus to handle snoop ranges.Ron Dreslinski
2006-07-07Update cpus to use the getPort function to use a connector object to connect ...Ron Dreslinski
2006-07-06Timing cache works for hello world test.Ron Dreslinski
2006-07-06Merge zizzer:/z/m5/Bitkeeper/newmemRon Dreslinski
2006-07-06Now timing reads work in single level of cache with simple cpuRon Dreslinski
2006-07-06Add default responder to busAli Saidi
2006-07-05Fix some unset values in the request in the timing CPU.Ron Dreslinski
2006-06-30AtomicSimpleCPU with a cache now runs the hello world! test program.Ron Dreslinski
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-13 16:56:23 +0000