summaryrefslogtreecommitdiff
path: root/src/mem
AgeCommit message (Expand)Author
2006-10-19Fixes to get single level uni-coherence to work.Ron Dreslinski
2006-10-19Merge zizzer:/bk/newmemRon Dreslinski
2006-10-19Always get the functional access from the highest level of cache first.Ron Dreslinski
2006-10-19First cut at LL/SC support in caches (atomic mode only).Steve Reinhardt
2006-10-18need some initializations before doing the loop.Lisa Hsu
2006-10-18Fix WriteInvalidateRespRon Dreslinski
2006-10-18Merge zizzer:/bk/newmemRon Dreslinski
2006-10-18Break a lot of overly long lines.Steve Reinhardt
2006-10-18Get rid of doData() lines (were already commented out).Steve Reinhardt
2006-10-18Get rid of obsolete in-cache copy support.Steve Reinhardt
2006-10-17Include packet_impl.hh (need this on my laptop,Steve Reinhardt
2006-10-17add code to serialize se structures. Lisa is working on the python side of th...Ali Saidi
2006-10-17Fixes for uni-coherence in timing mode for FS.Ron Dreslinski
2006-10-17Fixes to cache eliminating the assumption that the Packet is still valid afte...Ron Dreslinski
2006-10-17Properly chack the pkt pointer on upgrades to insure no segfaults when writeb...Ron Dreslinski
2006-10-17Fix it so that the cache does not assume to gave the packet it sent out via s...Ron Dreslinski
2006-10-17Merge zizzer:/bk/newmemRon Dreslinski
2006-10-14Get rid of unused CacheBlk << output operator.Steve Reinhardt
2006-10-13Merge zizzer:/bk/newmemRon Dreslinski
2006-10-13Fix for DMA's in FS caches.Ron Dreslinski
2006-10-12replace functional code in tport with fixPacket().Ali Saidi
2006-10-12Fix CSHR retrysRon Dreslinski
2006-10-12Merge zizzer:/bk/newmemAli Saidi
2006-10-12small bus updates for functional accessesAli Saidi
2006-10-12Merge zizzer:/bk/newmemRon Dreslinski
2006-10-12Remove bus and top level parameters from cacheRon Dreslinski
2006-10-12Merge zizzer:/bk/newmemAli Saidi
2006-10-12add a traceflag for functional accessesAli Saidi
2006-10-12Check the response queue on functional accesses.Ron Dreslinski
2006-10-12Fix problems with unCacheable addresses in timing-coherenceRon Dreslinski
2006-10-11Make default ID unique (not broadcast)Ron Dreslinski
2006-10-11Forgot to mark myself as on the retry listRon Dreslinski
2006-10-11Fix bus in FS mode.Ron Dreslinski
2006-10-11More cache fixes. Atomic coherence now works as well.Ron Dreslinski
2006-10-11Update for Atomic Coherece with Gabes busRon Dreslinski
2006-10-11Merge zizzer:/n/wexford/x/gblack/m5/newmem_busRon Dreslinski
2006-10-11Use bus response time paramteresRon Dreslinski
2006-10-11Don't call recvRetry if the bus is busy anyway. This takes care of a corner c...Gabe Black
2006-10-11Merge zizzer:/n/wexford/x/gblack/m5/newmem_busRon Dreslinski
2006-10-11Make the bus work if the other sides recvRetry doesn't call sendTiming for so...Gabe Black
2006-10-11When turning asserts into if's don't forget to invert.Ron Dreslinski
2006-10-11Writebacks can be pulled out from under the BusRequest when snoops of uprgade...Ron Dreslinski
2006-10-10Only issue responses if we aren;t already blockedRon Dreslinski
2006-10-10Merge zizzer:/n/wexford/x/gblack/m5/newmem_busRon Dreslinski
2006-10-10Make the bus is occupied for none broadcast packets as well.Gabe Black
2006-10-10Merge zizzer:/n/wexford/x/gblack/m5/newmem_busRon Dreslinski
2006-10-10Debugging infoRon Dreslinski
2006-10-10Put in an accounting mechanism and an assert to make sure something doesn't t...Gabe Black
2006-10-10Fixed a corner case and simplified the logic in Packet::intersect.Gabe Black
2006-10-10Merge zizzer:/n/wexford/x/gblack/m5/newmem_busRon Dreslinski
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-13 16:13:53 +0000