index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mem
Age
Commit message (
Expand
)
Author
2008-11-10
style: clean up the Packet stuff
Nathan Binkert
2008-11-10
mem: Assert that requests have non-negative size.
Steve Reinhardt
2008-11-10
Cache: Refactor packet forwarding a bit.
Steve Reinhardt
2008-11-04
decouple eviction from insertion in the cache.
Lisa Hsu
2008-11-04
Change the findBlock(addr, lat) to accessBlock, which I think has better conn...
Lisa Hsu
2008-11-04
get rid of all instances of readTid() and getThreadNum(). Unify and eliminate
Lisa Hsu
2008-11-02
Add in Context IDs to the simulator. From now on, cpuId is almost never used,
Lisa Hsu
2008-10-23
s/cpu_id/cpuId in o3 (to be consistent and match style), also fix some typos in
Lisa Hsu
2008-10-23
probe function no longer used anywhere.
Lisa Hsu
2008-10-23
remove the totally obsolete split cache
Lisa Hsu
2008-10-14
This function declaration isn't used anywhere.
Lisa Hsu
2008-10-12
Get rid of some commented out code.
Gabe Black
2008-10-12
Create a message port for sending messages as apposed to reading/writing a me...
Gabe Black
2008-10-09
mem: Add a method for setting the time on a packet.
Nathan Binkert
2008-10-09
eventq: convert all usage of events to use the new API.
Nathan Binkert
2008-10-09
eventq: Major API change for the Event and EventQueue structures.
Nathan Binkert
2008-09-26
When nesting if statements, use braces to avoid ambiguous else clauses.
Nathan Binkert
2008-09-10
style: Remove non-leading tabs everywhere they shouldn't be. Developers shoul...
Ali Saidi
2008-08-11
params: Get rid of the remnants of the old style parameter configuration stuff.
Nathan Binkert
2008-08-03
Make default PhysicalMemory latency slightly more realistic.
Steve Reinhardt
2008-07-15
Use ReadResp instead of LoadLockedResp for LoadLockedReq responses.
Steve Reinhardt
2008-07-15
Add missing newlines to Bus DPRINTFs.
Steve Reinhardt
2008-07-01
Remove delVirtPort() and make getVirtPort() only return cached version.
Ali Saidi
2008-07-01
Change everything to use the cached virtPort rather than created their own ea...
Ali Saidi
2008-06-28
Automated merge after backout.
Steve Reinhardt
2008-06-28
Backed out changeset 94a7bb476fca: caused memory leak.
Steve Reinhardt
2008-06-21
Make bus address conflict error more informative
Steve Reinhardt
2008-06-21
Generate more useful error messages for unconnected ports.
Steve Reinhardt
2008-06-15
physmem: Add a null option to physical memory so it doesn't store data.
Nathan Binkert
2008-06-15
port: Clean up default port setup and port switchover code.
Nathan Binkert
2008-06-14
MemReq: Add option to reset the time on a request.
Nathan Binkert
2008-06-13
Get rid of bogus bus assertion.
Steve Reinhardt
2008-06-13
Get rid of bogus cache assertion.
Steve Reinhardt
2008-05-15
Make sure that output files are always checked success before they're used.
Ali Saidi
2008-04-10
SCons: add comments to SConscript documenting bug workaround
Ali Saidi
2008-04-10
PhysicalMemory: Add parameter for variance in memory delay.
Ali Saidi
2008-04-08
SCons: Manually specifying header only directories with Dir() works around th...
Ali Saidi
2008-03-25
Fix handling of writeback-induced writebacks in atomic mode.
Steve Reinhardt
2008-03-24
Delete the Request for a no-response Packet
Steve Reinhardt
2008-03-24
Don't FastAlloc MSHRs since we don't allocate them on the fly.
Steve Reinhardt
2008-03-22
Fix cache problem with writes to tempBlock
Steve Reinhardt
2008-03-17
Fix a few Packet memory leaks.
Steve Reinhardt
2008-03-17
Restructure bus timing calcs to cope with pkt being deleted by target.
Steve Reinhardt
2008-03-15
Fix subtle cache bug where read could return stale data
Steve Reinhardt
2008-02-26
Revamp cache timing access mshr check to make stats sane again.
Steve Reinhardt
2008-02-26
Cache: better comments particularly regarding writeback situation.
Steve Reinhardt
2008-02-26
Bus: Fix the bus timing to be more realistic.
Gabe Black
2008-02-16
Make L2+ caches allocate new block for writeback misses
Steve Reinhardt
2008-02-10
Bus: Only update port cache when there is an item to update it with.
Nicolas Zea
2008-02-10
Fix #include lines for renamed cache files.
Steve Reinhardt
[next]
