summaryrefslogtreecommitdiff
path: root/src/mem
AgeCommit message (Expand)Author
2013-02-10ruby: replace Time with Cycles (final patch in the series)Nilay Vaish
2013-02-10ruby: replace Time with Cycles in garnet fixed and flexibleNilay Vaish
2013-02-10ruby: replace Time with Tick in replacement policy classesNilay Vaish
2013-02-10ruby: convert block size, memory size to unsignedNilay Vaish
2013-02-10ruby: replace Time with Cycles in MessageBufferNilay Vaish
2013-02-10ruby: replace Time with Cycles in Memory ControllerNilay Vaish
2013-02-10ruby: Replace Time with Cycles in SequencerMessageNilay Vaish
2013-02-10ruby: replace Time with Cycles in Message classNilay Vaish
2013-02-10ruby: replaces Time with Cycles in many placesNilay Vaish
2013-02-10ruby: modifies histogram add() functionNilay Vaish
2013-02-10ruby: record fully busy cycle with in the controllerNilay Vaish
2013-01-31ruby: correct computation of number of bits required for addressNilay Vaish
2013-01-31mem: Add comments for the DRAM address decodingAndreas Hansson
2013-01-31mem: Add DDR3 and LPDDR2 DRAM controller configurationsAndreas Hansson
2013-01-31mem: Add tTAW and tFAW to the SimpleDRAM modelAni Udipi
2013-01-31mem: Separate out the different cases for DRAM bus busy timeAndreas Hansson
2013-01-28cache: remove drainManager because it's not usedAnthony Gutierrez
2013-01-28ruby: remove get_time()Nilay Vaish
2013-01-28ruby: remove call to curCycle in panic()Nilay Vaish
2013-01-17ruby: remove calls to g_system_ptr->getTime()Nilay Vaish
2013-01-14ruby sequencer: converts cycles to ticks in deadlock panic()Malek Musleh
2013-01-14Ruby: remove reference to g_system_ptr from class MessageNilay Vaish
2013-01-14Ruby: use ClockedObject in Consumer classNilay Vaish
2013-01-08mem: Make LL/SC locks fine grainedMitch Hayenga
2013-01-08mem: Fix use-after-free bugMitch Hayenga
2013-01-07mem: Fix guest corruption when caches handle uncacheable accessesAndreas Sandberg
2013-01-07mem: Remove the IIC replacement policyAndreas Sandberg
2013-01-07sim: Fatal if a clocked object is set to have a clock of 0Andreas Hansson
2013-01-07mem: Merge ranges that are part of the conf tableAndreas Hansson
2013-01-07mem: Add interleaving bits to the address rangesAndreas Hansson
2013-01-07base: Simplify the AddrRangeMap by removing unused codeAndreas Hansson
2013-01-07mem: Tidy up bus addr range debug messagesAndreas Hansson
2013-01-07mem: Skip address mapper range checks to allow more flexibilityAndreas Hansson
2013-01-07base: Encapsulate the underlying fields in AddrRangeAndreas Hansson
2013-01-07mem: Remove the joining of neighbouring rangesAndreas Hansson
2013-01-07mem: Add tracing support in the communication monitorAndreas Hansson
2013-01-07mem: Add sanity check to packet queue sizeAndreas Hansson
2013-01-07ruby: Fix missing cxx_header in SwitchAndreas Hansson
2013-01-07mem: Fix a bug in the memory serialization file namingAndreas Hansson
2013-01-07cache: add note about where conflicts are handledAli Saidi
2012-12-11ruby: add support for prefetching to MESI protocolNilay Vaish
2012-12-11ruby: change slicc to allow for constructor argsNilay Vaish
2012-12-11ruby: add a prefetcherNilay Vaish
2012-12-11ruby: add functions for computing next stride/page addressNilay Vaish
2012-11-16sim: have a curTick per eventqNilay Vaish
2012-11-10ruby: support functional accesses in garnet flexible networkNilay Vaish
2012-11-10ruby: bug in functionalRead, revert recent changesNilay Vaish
2012-11-08mem: Fix DRAM draining to ensure write queue is emptyAndreas Hansson
2012-11-02ruby: reset and dump stats along with reset of the systemHamid Reza Khaleghzadeh ext:(%2C%20Lluc%20Alvarez%20%3Clluc.alvarez%40bsc.es%3E%2C%20Nilay%20Vaish%20%3Cnilay%40cs.wisc.edu%3E)
2012-11-02mem: fix use after free issue in memories until 4-phase work complete.Ali Saidi