summaryrefslogtreecommitdiff
path: root/src/python/m5
AgeCommit message (Expand)Author
2008-06-14params: Fix the memory bandwidth parameterNathan Binkert
2008-06-14params: Fix floating point parametersNathan Binkert
2008-06-14python: Move various utility classes into a new m5.util package soNathan Binkert
2008-06-13HG: Add compiled hg revision and date to the standard M5 output.Ali Saidi
2008-06-12Params: Allow nested namespaces in cxx_namespaceGabe Black
2008-06-12Params: Remove an unnecessary include.Gabe Black
2008-02-11Update copyright datesAli Saidi
2007-11-12Params: Fix check for cycles in the configuration and clarify the comments/er...Gabe Black
2007-11-08Python: Allow a range to be a python tuple/list.Ali Saidi
2007-08-30python: Write configuration file without reassigning sys.stdout.Miles Kaufmann
2007-08-30python: Eliminate the Python use of eval() and frame manipulationMiles Kaufmann
2007-08-04switching: Remove the drain and resume code from the switching code.Nathan Binkert
2007-08-04python: use the enum values in the memory mode changing codeNathan Binkert
2007-08-04python: provide access to statsNathan Binkert
2007-08-02python: Improve support for python calling back to C++ member functions.Nathan Binkert
2007-08-02python: fix m5.build_env variable.Nathan Binkert
2007-08-02python: need to import objects to make some calls workNathan Binkert
2007-08-02main: expose the build information as a simple command line parameterNathan Binkert
2007-07-23Major changes to how SimObjects are created and initialized. Almost allNathan Binkert
2007-06-10Add a function to get a SimObject's memory mode and reworkNathan Binkert
2007-05-27Move SimObject python files alongside the C++ and fixNathan Binkert
2007-05-19PhysicalMemory has vector of uniform ports instead of one special one.Steve Reinhardt
2007-05-11Float should have a c++ param typeNathan Binkert
2007-05-10remove hit_latency and make latency do the right thingAli Saidi
2007-05-10add/update parameters for bus bridgeAli Saidi
2007-05-07fix partial writes with a functional memory hackAli Saidi
2007-04-12Completely re-work how the scons framework incorporates swigNathan Binkert
2007-04-12Fix NextEthernetAddr.Nathan Binkert
2007-03-29Override addPrivateSplitL1Caches function in order to automatically set the t...Kevin Lim
2007-03-26first bit of life from the intel gigabit modelAli Saidi
2007-03-06CleanupNathan Binkert
2007-03-06Python parameters types need analogous C++ typesNathan Binkert
2007-03-06Move all of the parameters of the Root SimObject so they areNathan Binkert
2007-03-05Python atexit handlers are called in reverse order.Nathan Binkert
2007-03-03Merge zizzer:/bk/newmemAli Saidi
2007-03-03Add Iob and remove the fake deviceAli Saidi
2007-03-03Implement Niagara I/O interface and rework interruptsAli Saidi
2007-03-03Do the default argument stuff in pythonNathan Binkert
2007-03-02Factor code out of main.cc and main.i into a bunch of filesNathan Binkert
2007-02-21Get rid of the ConsoleListener SimObject and just fold theNathan Binkert
2007-02-21Fix tracing so it starts right away if --trace-start is notNathan Binkert
2007-02-18Get rid of the stand alone ParamContext since all of theNathan Binkert
2007-02-18Get rid of the Serialize and IntervalStats Param contextsNathan Binkert
2007-02-17Get rid of the Statistics and Statreset ParamContexts, andNathan Binkert
2007-02-17Default to tracing being disabled in C++, it will be turnedNathan Binkert
2007-02-13Make mulitple consoles work and be distinguishable from each otherAli Saidi
2007-02-13Merge all of the execution trace configuration stuff intoNathan Binkert
2007-02-13Rearrange traceflags.py so that the file generation only happens ifNathan Binkert
2007-02-10Clean up tracing stuff more, get rid of the trace log sinceNathan Binkert
2007-02-09Clean up from my last commit to the trace stuff.Nathan Binkert
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-31 07:55:06 +0000