index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
python
/
m5
Age
Commit message (
Expand
)
Author
2007-06-10
Add a function to get a SimObject's memory mode and rework
Nathan Binkert
2007-05-27
Move SimObject python files alongside the C++ and fix
Nathan Binkert
2007-05-19
PhysicalMemory has vector of uniform ports instead of one special one.
Steve Reinhardt
2007-05-11
Float should have a c++ param type
Nathan Binkert
2007-05-10
remove hit_latency and make latency do the right thing
Ali Saidi
2007-05-10
add/update parameters for bus bridge
Ali Saidi
2007-05-07
fix partial writes with a functional memory hack
Ali Saidi
2007-04-12
Completely re-work how the scons framework incorporates swig
Nathan Binkert
2007-04-12
Fix NextEthernetAddr.
Nathan Binkert
2007-03-29
Override addPrivateSplitL1Caches function in order to automatically set the t...
Kevin Lim
2007-03-26
first bit of life from the intel gigabit model
Ali Saidi
2007-03-06
Cleanup
Nathan Binkert
2007-03-06
Python parameters types need analogous C++ types
Nathan Binkert
2007-03-06
Move all of the parameters of the Root SimObject so they are
Nathan Binkert
2007-03-05
Python atexit handlers are called in reverse order.
Nathan Binkert
2007-03-03
Merge zizzer:/bk/newmem
Ali Saidi
2007-03-03
Add Iob and remove the fake device
Ali Saidi
2007-03-03
Implement Niagara I/O interface and rework interrupts
Ali Saidi
2007-03-03
Do the default argument stuff in python
Nathan Binkert
2007-03-02
Factor code out of main.cc and main.i into a bunch of files
Nathan Binkert
2007-02-21
Get rid of the ConsoleListener SimObject and just fold the
Nathan Binkert
2007-02-21
Fix tracing so it starts right away if --trace-start is not
Nathan Binkert
2007-02-18
Get rid of the stand alone ParamContext since all of the
Nathan Binkert
2007-02-18
Get rid of the Serialize and IntervalStats Param contexts
Nathan Binkert
2007-02-17
Get rid of the Statistics and Statreset ParamContexts, and
Nathan Binkert
2007-02-17
Default to tracing being disabled in C++, it will be turned
Nathan Binkert
2007-02-13
Make mulitple consoles work and be distinguishable from each other
Ali Saidi
2007-02-13
Merge all of the execution trace configuration stuff into
Nathan Binkert
2007-02-13
Rearrange traceflags.py so that the file generation only happens if
Nathan Binkert
2007-02-10
Clean up tracing stuff more, get rid of the trace log since
Nathan Binkert
2007-02-09
Clean up from my last commit to the trace stuff.
Nathan Binkert
2007-02-09
Get rid of the Trace ParamContext and give python direct
Nathan Binkert
2007-01-31
make sparc fs less chatty
Ali Saidi
2007-01-25
Move time forward to Jan 1, 2009 and update stats
Nathan Binkert
2007-01-25
Instead of passing an int to represent time between python and C++
Nathan Binkert
2007-01-21
add dumb time of day device
Ali Saidi
2007-01-09
add memory mapped disk device
Ali Saidi
2007-01-03
set __name__ in the root m5 script to __m5_main__ so we can
Nathan Binkert
2007-01-03
Add 'Time' as a parameter type that can accept various
Nathan Binkert
2006-12-29
Merge zizzer.eecs.umich.edu:/bk/newmem
Nathan Binkert
2006-12-29
Formatting
Nathan Binkert
2006-12-27
Bug fixes in the TLB
Ali Saidi
2006-12-15
small change to eliminate address range overlap.
Lisa Hsu
2006-12-12
Merge zizzer:/bk/newmem
Lisa Hsu
2006-12-07
get legion/m5 to first tlb miss fault
Ali Saidi
2006-12-04
More changes to get SPARC fs closer. Now at 1.2M cycles before difference
Ali Saidi
2006-12-02
Support better param conversions to/from numeric subclasses.
Steve Reinhardt
2006-12-02
Fix help strings on GenRepl params.
Steve Reinhardt
2006-11-30
Load the hypervisor symbols twice, once with an address mask so that we can g...
Ali Saidi
2006-11-22
Added a parameter to set memory to zero. This is to support Legion, and once ...
Gabe Black
[next]