summaryrefslogtreecommitdiff
path: root/src/python
AgeCommit message (Expand)Author
2006-11-02Have bus use the BadAddress device to handle bad addresses. The O3 CPU shoul...Kevin Lim
2006-10-24Merge zizzer:/bk/newmemAli Saidi
2006-10-23Merge zizzer:/bk/newmemLisa Hsu
2006-10-23get rid of the "resume" step at the end of changeToTiming/Atomic because this...Lisa Hsu
2006-10-20Use fixPacket function everywhere.Ron Dreslinski
2006-10-20Merge zizzer:/bk/newmemAli Saidi
2006-10-20still working on getting past initializationAli Saidi
2006-10-18how did i not commit this already? the other way doesn't seem to work, need ...Lisa Hsu
2006-10-18Get rid of obsolete in-cache copy support.Steve Reinhardt
2006-10-17Enable MP systems via cmd-line flag in fs.py.Steve Reinhardt
2006-10-12Merge zizzer:/bk/newmemLisa Hsu
2006-10-11System not global object, need to preface it with objects.Lisa Hsu
2006-10-11since memoryMode was put into the System (from SimObject), things got broken ...Lisa Hsu
2006-10-11More cache fixes. Atomic coherence now works as well.Ron Dreslinski
2006-10-09Merge ktlim@zizzer:/bk/newmemKevin Lim
2006-10-09Merge zizzer.eecs.umich.edu:/bk/newmemGabe Black
2006-10-09Make memtest work with 8 memtestersRon Dreslinski
2006-10-09Merge zizzer:/z/m5/Bitkeeper/newmemRon Dreslinski
2006-10-09Update the Memtester, commit a config file/test for it.Ron Dreslinski
2006-10-08Fixes for Port proxies and proxy parameters.Steve Reinhardt
2006-10-08Merge zizzer.eecs.umich.edu:/bk/newmemGabe Black
2006-10-08bus changesGabe Black
2006-10-08Implement Alpha LL/SC support for SimpleCPU (Atomic & Timing)Steve Reinhardt
2006-10-08Clean up configs.Kevin Lim
2006-10-05Partial reimplementation of the bus. The "clock" and "width" parameters have ...Gabe Black
2006-10-02Oops, forgot to assign the option to the param context.Kevin Lim
2006-10-02Add in ability to start a trace at a specific cycle.Kevin Lim
2006-10-02Updates to fix merge issues and bring almost everything up to working speed. ...Kevin Lim
2006-09-30Merge ktlim@zamp:./local/clean/o3-merge/m5Kevin Lim
2006-09-18add boiler plate intel nic codeAli Saidi
2006-09-15Merge zizzer.eecs.umich.edu:/bk/newmemGabe Black
2006-09-08Add support for assigning lists of ports or proxies to VectorPorts.Steve Reinhardt
2006-09-06Try to make unproxy order more deterministic.Steve Reinhardt
2006-09-05Enable proxies (Self/Parent) for specifying ports.Steve Reinhardt
2006-09-05Print ports in config.ini as well.Steve Reinhardt
2006-09-04More Python hacking to deal with config.py splitSteve Reinhardt
2006-09-04Split config.py into multiple files.Steve Reinhardt
2006-09-04config.py:Steve Reinhardt
2006-09-03Added uid, euid, gid, egid, pid and ppid parameters to a live process.Gabe Black
2006-08-31Tweak proxy resolution error message.Steve Reinhardt
2006-08-21Merge zizzer:/z/m5/Bitkeeper/newmemRon Dreslinski
2006-08-18Update reference outputsSteve Reinhardt
2006-08-17add default range to PhysicalMemoryAli Saidi
2006-08-16Fix the caches not working in the regressionRon Dreslinski
2006-08-16Merge zizzer:/bk/newmemAli Saidi
2006-08-16Fix Physical Memory to allow memory sizes bigger than 128MB.Ali Saidi
2006-08-16Minor regression fixes.Steve Reinhardt
2006-08-16Finish test clean-up & reorg.Steve Reinhardt
2006-08-16More restructuring of regression tests.Steve Reinhardt
2006-08-11Started adding a system to output data after every instruction.Gabe Black
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-14 12:13:39 +0000