index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
sim
/
System.py
Age
Commit message (
Expand
)
Author
2017-05-02
python: Use PyBind11 instead of SWIG for Python wrappers
Andreas Sandberg
2017-02-14
sim, kvm: make KvmVM a System parameter
Curtis Dunham
2017-02-14
sim,kvm,arm: fix typos
Curtis Dunham
2017-01-03
sim: Remove redundant export_method_cxx_predecls
Andreas Sandberg
2016-12-19
sim: Remove redundant buildEnv import
Andreas Sandberg
2015-05-12
sim: Adding thermal model support
David Guillen Fandos
2015-12-18
sim: Use the old work item behavior by default
Andreas Sandberg
2015-12-14
sim: Add an option to forward work items to Python
Andreas Sandberg
2015-09-30
cpu: Change thread assignments for heterogenous SMT
Mitch Hayenga
2015-02-16
mem: mmap the backing store with MAP_NORESERVE
Andreas Hansson
2014-08-13
sim: remove kernel mapping check for baremetal workloads
Dam Sunwoo
2014-06-30
power: Add basic DVFS support for gem5
Stephan Diestelhorst
2014-01-24
arm: Add support for ARMv8 (AArch64 & AArch32)
ARM gem5 Developers
2013-07-18
mem: Set the cache line size on a system level
Andreas Hansson
2013-06-27
config: Add a system clock command-line option
Akash Bagdia
2013-02-15
sim: Add a system-global option to bypass caches
Andreas Sandberg
2013-01-07
config: Do not use hardcoded physmem in fs script
Andreas Hansson
2012-11-02
sim: Include object header files in SWIG interfaces
Andreas Sandberg
2012-10-25
dev: Make default clock more reasonable for system and devices
Andreas Hansson
2012-10-15
Clock: Inherit the clock from parent by default
Andreas Hansson
2012-04-06
MEM: Enable multiple distributed generalized memories
Andreas Hansson
2012-02-13
MEM: Introduce the master/slave port roles in the Python classes
Andreas Hansson
2012-01-28
Merge with the main repo.
Gabe Black
2012-01-16
Merge yet again with the main repository.
Gabe Black
2012-01-17
MEM: Add the system port as a central access point
Andreas Hansson
2012-01-09
sim: Enable sampling of run-time for code-sections marked using pseudo insts.
Prakash Ramrakhyani
2012-01-07
Merge with main repository.
Gabe Black
2011-10-30
System: Push boot_cpu_frequency down into the subclasses that actually use it.
Gabe Black
2011-10-30
SE/FS: Make the system object more consistent between SE and FS.
Gabe Black
2011-10-20
SimObject: add export_method* hooks to export C++ methods to Python
Steve Reinhardt
2011-10-20
scons/swig: refactor some of the scons/SWIG code
Steve Reinhardt
2011-07-10
O3: Make sure fetch doesn't go off into the weeds during speculation.
Ali Saidi
2011-02-06
m5: added work completed monitoring support
Brad Beckmann
2011-02-06
mcpat: Adds McPAT performance counters
Joel Hestness
2010-09-09
scons: use code_formatter wherever we can in the build system
Nathan Binkert
2010-08-23
Loader: Make the load address mask be a parameter of the system rather than a...
Ali Saidi
2009-09-22
python: Move more code into m5.util allow SCons to use that code.
Nathan Binkert
2009-01-29
Fix typo
Nathan Binkert
2007-08-02
python: Improve support for python calling back to C++ member functions.
Nathan Binkert
2007-06-20
Make sure all parameters have default values if they're
Nathan Binkert
2007-05-27
Move SimObject python files alongside the C++ and fix
Nathan Binkert