index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
sim
/
system.hh
Age
Commit message (
Expand
)
Author
2011-10-30
SE/FS: Make the system object more consistent between SE and FS.
Gabe Black
2011-10-22
SE: move page allocation from PageTable to Process
Steve Reinhardt
2011-10-16
SE/FS: Make some system funcs available in SE and FS.
Gabe Black
2011-09-30
SE/FS: Remove System::platform and Platform::intrFrequency.
Gabe Black
2011-07-10
O3: Make sure fetch doesn't go off into the weeds during speculation.
Ali Saidi
2011-02-06
m5: added work completed monitoring support
Brad Beckmann
2011-02-06
mcpat: Adds McPAT performance counters
Joel Hestness
2010-11-19
SE: Fix simulating more than 4GB of RAM in SE mode
Ali Saidi
2010-11-08
ARM: Add checkpointing support
Ali Saidi
2010-11-08
sim: Use forward declarations for ports.
Ali Saidi
2010-08-23
Loader: Make the load address mask be a parameter of the system rather than a...
Ali Saidi
2009-09-23
arch: nuke arch/isa_specific.hh and move stuff to generated config/the_isa.hh
Nathan Binkert
2009-06-04
types: clean up types, especially signed vs unsigned
Nathan Binkert
2009-05-26
types: add a type for thread IDs and try to use it everywhere
Nathan Binkert
2009-04-15
Get rid of the Unallocated thread context state.
Steve Reinhardt
2009-01-17
Fix issue 326: glibc non-deterministic because it reads /proc
Ali Saidi
2008-11-05
Right now a single thread cpu 1 could get assigned context Id != 1, depending
Lisa Hsu
2008-11-02
Add in Context IDs to the simulator. From now on, cpuId is almost never used,
Lisa Hsu
2008-11-02
Make it so that all thread contexts are registered with the System, even in
Lisa Hsu
2008-11-02
make BaseCPU the provider of _cpuId, and cpuId() instead of being scattered
Lisa Hsu
2007-08-26
Address Translation: Make SE mode use an actual TLB/MMU for translation like FS.
Gabe Black
2007-07-23
Major changes to how SimObjects are created and initialized. Almost all
Nathan Binkert
2006-12-20
Initial work to make remote gdb available in SE mode. This is completely unte...
Gabe Black
2006-11-06
Remote GDB support has been changed to use inheritance. Alpha should work, bu...
Gabe Black
2006-10-11
since memoryMode was put into the System (from SimObject), things got broken ...
Lisa Hsu
2006-09-30
Merge ktlim@zamp:./local/clean/o3-merge/m5
Kevin Lim
2006-08-15
fixes for gcc 4.1
Ali Saidi
2006-08-15
Some touchup to the reorganized includes and "using" directives.
Gabe Black
2006-07-13
add system.mem_mode = ['timing', 'atomic']
Ali Saidi
2006-07-12
memory mode information now contained in system object
Ali Saidi
2006-06-11
Merge iceaxe.:/Volumes/work/research/m5/head
Nathan Binkert
2006-06-06
Change ExecContext to ThreadContext. This is being renamed to differentiate ...
Kevin Lim
2006-05-31
Updated Authors from bk prs info
Ali Saidi
2006-05-22
New directory structure:
Steve Reinhardt
[prev]