summaryrefslogtreecommitdiff
path: root/src/sim/system.hh
AgeCommit message (Expand)Author
2015-07-07sim: Refactor the serialization base classAndreas Sandberg
2015-03-02mem: Split port retry for all different packet classesAndreas Hansson
2014-10-20x86: Fixes to avoid LTO warningsAndreas Hansson
2014-10-16arch,x86,mem: Dynamically determine the ISA for Ruby store checkAndreas Hansson
2014-10-16mem: Dynamically determine page bytes in memory componentsAndreas Hansson
2014-07-18sim: remove unused MemoryModeStrings arraySteve Reinhardt
2014-01-24arm: Add support for ARMv8 (AArch64 & AArch32)ARM gem5 Developers
2013-09-05sim: Fix clang warning for unused variableAndreas Hansson
2013-09-04arch: Resurrect the NOISA build target and rename it NULLAndreas Hansson
2013-09-04alpha: Move system virtProxy to Alpha onlyAndreas Hansson
2013-07-18mem: Set the cache line size on a system levelAndreas Hansson
2013-04-22sim: Add helper functions that add PCEvents with custom argumentsAndreas Sandberg
2013-02-19scons: Add warning for missing declarationsAndreas Hansson
2013-02-15sim: Add a system-global option to bypass cachesAndreas Sandberg
2012-11-02sim: Move the draining interface into a separate base classAndreas Sandberg
2012-10-15Port: Add protocol-agnostic ports in the port hierarchyAndreas Hansson
2012-10-15Checkpoint: Make system serialize call childrenAndreas Hansson
2012-07-10syscall emulation: Add the futex system call.Marc Orr
2012-05-01MEM: Separate requests and responses for timing accessesAndreas Hansson
2012-04-14MEM: Separate snoops and normal memory requests/responsesAndreas Hansson
2012-04-06MEM: Enable multiple distributed generalized memoriesAndreas Hansson
2012-03-30MEM: Introduce the master/slave port sub-classes in C++William Wang
2012-02-24MEM: Make port proxies use references rather than pointersAndreas Hansson
2012-02-12mem: Add a master ID to each request object.Ali Saidi
2012-01-28Merge with the main repo.Gabe Black
2012-01-16Merge yet again with the main repository.Gabe Black
2012-01-17MEM: Separate queries for snooping and address rangesAndreas Hansson
2012-01-17MEM: Add port proxies instead of non-structural portsAndreas Hansson
2012-01-17MEM: Add the system port as a central access pointAndreas Hansson
2012-01-09sim: Enable sampling of run-time for code-sections marked using pseudo insts.Prakash Ramrakhyani
2012-01-07Merge with main repository.Gabe Black
2011-11-18SE/FS: Get rid of includes of config/full_system.hh.Gabe Black
2011-10-30SE/FS: Make the system object more consistent between SE and FS.Gabe Black
2011-10-22SE: move page allocation from PageTable to ProcessSteve Reinhardt
2011-10-16SE/FS: Make some system funcs available in SE and FS.Gabe Black
2011-09-30SE/FS: Remove System::platform and Platform::intrFrequency.Gabe Black
2011-07-10O3: Make sure fetch doesn't go off into the weeds during speculation.Ali Saidi
2011-02-06m5: added work completed monitoring supportBrad Beckmann
2011-02-06mcpat: Adds McPAT performance countersJoel Hestness
2010-11-19SE: Fix simulating more than 4GB of RAM in SE modeAli Saidi
2010-11-08ARM: Add checkpointing supportAli Saidi
2010-11-08sim: Use forward declarations for ports.Ali Saidi
2010-08-23Loader: Make the load address mask be a parameter of the system rather than a...Ali Saidi
2009-09-23arch: nuke arch/isa_specific.hh and move stuff to generated config/the_isa.hhNathan Binkert
2009-06-04types: clean up types, especially signed vs unsignedNathan Binkert
2009-05-26types: add a type for thread IDs and try to use it everywhereNathan Binkert
2009-04-15Get rid of the Unallocated thread context state.Steve Reinhardt
2009-01-17Fix issue 326: glibc non-deterministic because it reads /procAli Saidi
2008-11-05Right now a single thread cpu 1 could get assigned context Id != 1, dependingLisa Hsu
2008-11-02Add in Context IDs to the simulator. From now on, cpuId is almost never used,Lisa Hsu
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-17 13:59:06 +0000