summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2013-07-18mem: Add cache class destructor to avoid memory leaksXiangyu Dong
2013-07-18sim: Make MaxTick in Python match the one in C++Andreas Hansson
2013-07-15loader: Load weak symbols for function tracingDeyuan Guo
2013-07-15debug : Fixes the issue wherein Debug symbols were not getting dumped into tr...Umesh Bhaskar
2013-07-11dev: make BasicPioDevice take size in constructorSteve Reinhardt
2013-07-11dev: consistently end device classes in 'Device'Steve Reinhardt
2013-07-11dev/arm: get rid of AmbaDev namespaceSteve Reinhardt
2013-07-11devices: make more classes derive from BasicPioDeviceSteve Reinhardt
2013-07-11ruby: removed the very old double trigger hackBrad Beckmann
2013-06-28ruby: append transition comment only when in opt/debugNilay Vaish
2013-06-28ruby: network: remove reconfiguration codeNilay Vaish
2013-06-27mem: Reorganize cache tags and make them a SimObjectPrakash Ramrakhyani
2013-06-27mem: Remove the cache builderAndreas Hansson
2013-06-27config: Remove Clock parameter multiplicationAndreas Hansson
2013-06-27sim: Add the notion of clock domains to all ClockedObjectsAkash Bagdia
2013-06-27config: Add a system clock command-line optionAkash Bagdia
2013-06-27config: Remove redundant explicit setting of default clocksAkash Bagdia
2013-06-27mem: Tidy up the bridge with const and additional checksAndreas Hansson
2013-06-27mem: Fix CommMonitor style and response checkAndreas Hansson
2013-06-27mem: Align cache timing to clock edgesAndreas Hansson
2013-06-27cpu: Consider instructions waiting for FU completion in drainingAndreas Hansson
2013-06-27mem: Cycles converted to Ticks in atomic cache accessesAndreas Hansson
2013-06-27base: Fix address range granularity calculationAndreas Hansson
2013-06-27mem: Remove a redundant heap allocation for a snoop packetAndreas Hansson
2013-06-27mem: Remove CoherentBus snoop port unused private memberAndreas Hansson
2013-06-27stats: Remove printing of SparseHist totalSascha Bischoff
2013-06-25ruby: moesi cmp directory: separate actions for external hitsNilay Vaish
2013-06-25ruby: mesi cmp directory: separate actions for external hitsNilay Vaish
2013-06-25ruby: profiler: lots of inter-related changesNilay Vaish
2013-06-24ruby: remove the three files related to profilingNilay Vaish
2013-06-24ruby: MessageBuffer: Remove unused m_size variableJoel Hestness ext:(%2C%20Nilay%20Vaish%20%3Cnilay%40cs.wisc.edu%3E)
2013-06-20ruby: fix typo in MOESI_CMP_token protocolLena Olson
2013-06-18ruby: Fix prefetching for MESI_CMP_DirectoryLena Olson
2013-06-18ruby: fix slicc compiler to complain about duplicate symbolsLena Olson
2013-06-18ruby: restrict Address to being a type and not a variable nameLena Olson
2013-06-18x86: Add support for maintaining the x87 tag wordAndreas Sandberg
2013-06-18x86: Fix loading of floating point constantsAndreas Sandberg
2013-06-18x86: Initialize the MXCSR registerAndreas Sandberg
2013-06-18x86: Make the boot state VMX compliantAndreas Sandberg
2013-06-18x86: Make fprem like the fprem on a real x87Andreas Sandberg
2013-06-18kvm: Use the address finalization code in the TLBAndreas Sandberg
2013-06-18x86: Add helper functions to access rflagsAndreas Sandberg
2013-06-18x86: Fix the flag handling code in FABS and FCHSAndreas Sandberg
2013-06-11kvm: Add more VM statsAndreas Sandberg
2013-06-11kvm: Separate host frequency from simulated CPU frequencyAndreas Sandberg
2013-06-11kvm: Don't handle IO and execute in the same tickAndreas Sandberg
2013-06-11kvm: Maintain a local instruction counter and update totalNumInstsAndreas Sandberg
2013-06-11x86: Fix bug when copying TSC on CPU handoverAndreas Sandberg
2013-06-11sim: Revert [34e3295b0e39] (sim: Fix early termination in mult...)Andreas Sandberg
2013-06-11cpu: Add support for scheduling multiple inst/load stop eventsAndreas Sandberg
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-24 11:25:41 +0000