summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2015-09-30config,cpu: Add SMT support to Atomic and Timing CPUsMitch Hayenga
2015-09-30cpu: Change thread assignments for heterogenous SMTMitch Hayenga
2015-09-29ruby: Fix CacheMemory allocate leakJoel Hestness
2015-09-29arch, x86: Delete packet in IntDevice::recvResponseJoel Hestness
2015-09-29ruby: RubyPort delete snoop requestsJoel Hestness
2015-09-29ruby: Fix memory leak in AbstractControllerJoel Hestness
2015-09-29ruby: RubyMemoryControl delete requestsJoel Hestness
2015-09-29syscall_emul: Bandage readlink /proc/self/exeJoel Hestness
2015-09-25mem: Add PacketInfo to be used for packet probe pointsAndreas Hansson
2015-09-25mem: Add check for block status on WriteLineReq fillAndreas Hansson
2015-09-25mem: Fix WriteLineReq fill behaviourAndreas Hansson
2015-09-25mem: Comment clean-up for the snoop filterAndreas Hansson
2015-09-25mem: Avoid adding and then removing empty snoop-filter itemsAndreas Hansson
2015-09-25mem: Only track snooping ports in the snoop filterAndreas Hansson
2015-09-25mem: Add snoop filters to L2 crossbars, and check sizeAli Jafri
2015-09-25mem: Store snoop filter lookup result to avoid second lookupAndreas Hansson
2015-09-25mem: Add snoops for CleanEvicts and Writebacks in atomic modeAli Jafri
2015-09-25mem: Add CleanEvict and Writeback support to snoop filtersAli Jafri
2015-09-25mem: Add check for snooping ports in the snoop filterAli Jafri
2015-09-25mem: Make the coherent crossbar account for timing snoopsAndreas Hansson
2015-09-25mem: Do not include snoop-filter latency in crossbar occupancyAndreas Hansson
2015-09-24ruby: simple network: refactor codeNilay Vaish
2015-09-23ruby: garnet: refactor code in network linksNilay Vaish
2015-09-23ruby: bloom filters: refactor codeNilay Vaish
2015-09-23ruby: abstract controller: mark some variables as constNilay Vaish
2015-09-22mem: Add initial HBM configurationsWendy Elsasser
2015-09-18ruby: garnet: mark some variables as constNilay Vaish
2015-09-18ruby: print addresses in hexNilay Vaish
2015-09-18ruby: slicc: derive DataMember class from Var instead of PairContainerNilay Vaish
2015-09-17ruby: update WireBuffer API to match that of MessageBufferTony Gutierrez
2015-09-16ruby: Add missing block deallocations in MOESI_hammerLena Olson
2015-09-16ruby: fix message buffer init orderJoe Gross
2015-09-16ruby: message buffer, timer table: significant changesNilay Vaish
2015-09-16ruby: remove unused function removeRequest()Nilay Vaish
2015-09-16ruby: sequencer: remove commented out function printProgress()Nilay Vaish
2015-09-16ruby: rename System.{hh,cc} to RubySystem.{hh,cc}David Hashe
2015-09-16slicc: export uint64_t instead of uint64Anthony Gutierrez
2015-09-15sparc: writing to tick_cmpr should not cause a panicPalle Lyckegaard
2015-09-15dev: IDE Disk: Handle bad IDE image sizeDongxue Zhang
2015-09-15cpu: pred: Local Predictor Reset in Tournament PredictorAndrew Lukefahr
2015-09-15cpu, o3: consider split requests for LSQ checksnoop operationsHongil Yoon
2015-09-14ruby: topology: refactor code.Nilay Vaish
2015-09-14ruby: slicc: remove member buffer_expr from Var classNilay Vaish
2015-09-12merged with 62e1504b9c64Nilay Vaish
2015-09-12ruby: perfect switch: refactor codeNilay Vaish
2015-09-12ruby: simple network: store Switch* in PerfectSwitch and ThrottleNilay Vaish
2015-09-11dev: Add an underrun statistic to the HDLCD controllerAndreas Sandberg
2015-09-11dev, arm: Rewrite the HDLCD controllerAndreas Sandberg
2015-09-08ruby: slicc: remove nextLineHack from Type.pyNilay Vaish
2015-09-05ruby: call setMRU from L1 controllers, not from sequencerNilay Vaish
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-26 03:16:16 +0000