summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2007-08-29X86: Add an fp move microop.Gabe Black
2007-08-29X86: Add load and store microops that use the fp registers.Gabe Black
2007-08-29X86: Add operands to handle floating point registers.Gabe Black
2007-08-29X86: Flesh out register indexing constants.Gabe Black
2007-08-29X86: Make the fp accessors not panic.Gabe Black
2007-08-29X86: Make x86 syscall return just stuff the return value in eax.Gabe Black
2007-08-28X86: More two byte opcode decoding. I missed two groups in the last changeset.Gabe Black
2007-08-28X86: Hook in an implementation for lseek.Gabe Black
2007-08-28X86: More fully decode two byte opcodes.Gabe Black
2007-08-28Address translation: De-templatize the GenericTLB class.Gabe Black
2007-08-27Address Translation: Make the Generic TLB only compile in SE mode.Gabe Black
2007-08-27Alpha: Fixes to get alpha to compile again.Gabe Black
2007-08-27MIPS: Fixes to get mips to compile.Gabe Black
2007-08-27SPARC: Fixes to get SPARC to compile again.Gabe Black
2007-08-26Merge with headGabe Black
2007-08-26X86: Make the Ruflag microop work correctly, and make the code a little clearer.Gabe Black
2007-08-26X86: Return values for some cpuid functions that match what my development ma...Gabe Black
2007-08-26X86: Make the microassembler accept lines which are just labels.Gabe Black
2007-08-26X86: Make cpuid actually consider the eax parameter and return different values.Gabe Black
2007-08-26X86: Fix the sign extension microop so it extends zeros correctly.Gabe Black
2007-08-26X86: Implement cmps (string compare)Gabe Black
2007-08-26X86: Make shift instructions set some of the flags they're supposed to.Gabe Black
2007-08-26Address translation: Make the page table more flexible.Gabe Black
2007-08-26O3 CPU: Remove alignment check from dynamic instruction read/write functions.Gabe Black
2007-08-26X86: Remove x86 code that attempted to fix misaligned accesses.Gabe Black
2007-08-26Simple CPU: Don't trace instructions that fault. Otherwise they show up twice.Gabe Black
2007-08-26Simple CPU: Added code that will split requests that cross block boundaries i...Gabe Black
2007-08-26Simple CPU: Make sure only instructions which complete without faulting are c...Gabe Black
2007-08-26Address Translation: Make SE mode use an actual TLB/MMU for translation like FS.Gabe Black
2007-08-26SPARC: Make sure unaligned access are caught on cached translations as well.Gabe Black
2007-08-21Merge with head.Gabe Black
2007-08-21o3: Fix for retry ID bug.Kevin Lim
2007-08-18Merge with head.Gabe Black
2007-08-17Ports: Only try to do EthPort stuff in full system.Ali Saidi
2007-08-16PCI: Move PCI Configuration data into devices now that we can inherit paramet...Ali Saidi
2007-08-16Devices: Make EtherInts connect in the same way memory ports currently do.Ali Saidi
2007-08-13SPARC: Make nops have the IsNop flag set.Gabe Black
2007-08-13O3: Set up the predicted npc and nnpc for a fault carrying noop so that it do...Gabe Black
2007-08-13SPARC: Move tlb state into the tlb.Gabe Black
2007-08-13SPARC: Make the spill and fill handlers use the correct ASI, and let No_Fault...Gabe Black
2007-08-13Move the "translate" member functions back into the base o3 class.Gabe Black
2007-08-13python: make the DictImporter's unload() work in any context.Nathan Binkert
2007-08-12MemorySystem: Fix the use of ?: to produce correct results.Ali Saidi
2007-08-08Added fastmem option.Vincentius Robby
2007-08-08alpha: Quick fix for things related to TLB MRU cache.Vincentius Robby
2007-08-10DMA: Add IOCache and fix bus bridge to optionally only send requests oneAli Saidi
2007-08-10Bus: Only call end() on an stl object once in a loopAli Saidi
2007-08-08Port, StaticInst: Revert unnecessary changes.Vincentius Robby
2007-08-08alpha: Make the TLB cache to actually work.Vincentius Robby
2007-08-07Alpha: Fix an off by one error with the tlb caching mechanism.Gabe Black