summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2015-11-26sim: Add support for forkingAndreas Sandberg
2015-11-26dev: Add post-fork handling for disk imagesAndreas Sandberg
2015-11-26sim: Add support for notifying Drainable objects of a forkAndreas Sandberg
2015-11-27base: Add support for changing output directoriesAndreas Sandberg
2015-08-10mem, cpu: Add assertions to snoop invalidation logicStephan Diestelhorst
2015-07-19cpu: Fix LLSC atomic CPU wakeupKrishnendra Nathella
2016-02-29arm: Squash after returning from exceptions in v7Mitch Hayenga
2016-02-29base: support gzip-compressed object filesCurtis Dunham
2016-02-24mem: Ensure that InvalidateReq is not forwarded as ReadExReqAndreas Hansson
2016-02-24cpu: TraceGen fix for tick frequency checkMatteo Andreozzi
2016-02-23dev, arm: Implement the NoMali reset callbackAndreas Sandberg
2016-02-23dev, arm: Refactor the NoMali GPUAndreas Sandberg
2016-02-23scons: Add missing override to appease clangAndreas Hansson
2016-02-18ruby: move range change send from RubyPort to derived classes.Tony Gutierrez
2016-02-18gpu: fix bugs with MemFence, Flat Instrs and Resource utilizationJohn Kalamatianos
2016-02-17gpu-compute: remove brig_object.hh from hsa_object.ccTony Gutierrez
2016-02-17ruby: send address ranges from RubyPortTony Gutierrez
2016-02-17scons: Enable building with the gcc/clang Address SanitizerAndreas Hansson
2016-02-15misc: Add missing overrides to appease clangAndreas Hansson
2016-02-15mem: Avoid using invalid iterator in cache lock list traversalAndreas Hansson
2016-02-14ruby: make DMASequencer inherit from RubyPortMichael LeBeane
2016-02-13configs: add command-line option to stop debug outputMichael LeBeane
2016-02-13syscall_emul: Implement clock_getres() system callMichael LeBeane
2016-02-10mem: Be less conservative in clearing load locks in the cacheAndreas Hansson
2016-02-10mem: Move the point of coherency to the coherent crossbarAndreas Hansson
2016-02-10mem: Align cache behaviour in atomic when upstream is respondingAndreas Hansson
2016-02-10mem: Align how snoops are handled when hitting writebacksAndreas Hansson
2016-02-10mem: Deduce if cache should forward snoopsAndreas Hansson
2016-02-08scons: always generate sim/tags.ccCurtis Dunham
2016-02-06x86: revamp cmpxchg8b/cmpxchg16b implementationAlexandru Dutu
2016-02-06arch, x86: add support for arrays as memory operandsSteve Reinhardt
2016-02-06arch: get rid of dummy var initSteve Reinhardt
2016-02-06syscall_emul: fix bug in aux vector initializationSteve Reinhardt
2016-02-06style: eliminate explicit boolean comparisonsSteve Reinhardt
2016-02-06x86: create function to check miscreg validitySteve Reinhardt
2016-02-06style: fix missing spaces in control statementsSteve Reinhardt
2016-02-06style: remove trailing whitespaceSteve Reinhardt
2016-02-06dist, dev: add an ethernet switch modelMohammad Alian
2016-01-22ruby: removed Write_Only AccessPermissionBrad Beckmann
2015-07-20ruby: split CPU and GPU latency statsDavid Hashe
2016-01-19gpu-compute: AMD's baseline GPU modelTony Gutierrez
2016-01-19mem: write combining for ruby protocolsTony Gutierrez
2016-01-19* * *Tony Gutierrez
2015-07-20mem: misc flags for AMD gpu modelBlake Hechtman
2016-01-17sim: fix redundant --debug-start help stringSteve Reinhardt
2016-01-17cpu. arch: add initiateMemRead() to ExecContext interfaceSteve Reinhardt
2016-01-17cpu: remove unnecessary data ptr from O3 internal read() funcsSteve Reinhardt
2016-01-17arch: don't call *Timing functions from *Atomic versionsSteve Reinhardt
2016-01-17arch: get rid of unused LargestRead typedefSteve Reinhardt
2016-01-17sim: don't ignore SIG_TRAPSteve Reinhardt
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-16 15:21:14 +0000