summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2010-06-02ARM: Stub out the 32 bit Thumb portion of the decoder.Gabe Black
2010-06-02ARM: Add bitfields for 32 bit thumb.Gabe Black
2010-06-02ARM: Decode VFP instructions.Gabe Black
2010-06-02ARM: Stub out the 16 bit thumb decoder.Gabe Black
2010-06-02ARM: Add thumb bitfields to the ExtMachInst and the isa definition.Gabe Black
2010-06-02ARM: Make the decoder handle thumb instructions separately.Gabe Black
2010-06-02ARM: Add a thumb bit bitfield.Gabe Black
2010-06-02ARM: Make the predecoder handle Thumb instructions.Gabe Black
2010-06-02ARM: Make sure ExtMachInst is used consistently instead of regular MachInst.Gabe Black
2010-06-02ARM: Add a bitfield for setting the regular, inst bits of an ExtMachInst.Gabe Black
2010-06-02ARM: Add a bit to the ExtMachInst to select thumb mode.Gabe Black
2010-06-02ARM: Allow ARM processes to start in Thumb mode.Gabe Black
2010-06-02ARM: Detect thumb mode elf images.Gabe Black
2010-06-02ARM: Add a new base class for instructions that can do an interworking branch.Gabe Black
2010-06-02ARM: Track the current ISA mode using the PC.Gabe Black
2010-06-02ARM: Fix custom writer/reader code for non indexed operands.Gabe Black
2010-06-02ARM: Remove IsControl from operands that don't imply control transfers.Gabe Black
2010-06-02ARM: Adjust some copyrightsAli Saidi
2010-06-01style: clean up ruby's Set classNathan Binkert
2010-05-25x86: put back code that I accidentally deletedNathan Binkert
2010-05-23copyright: Change HP copyright on x86 code to be more friendlyNathan Binkert
2010-05-14SPARC: Implement the version of movcc that uses the fp condition codes.Gabe Black
2010-05-13Automated merge with ssh://m5sim.org//repo/m5Ali Saidi
2010-05-13BPRED: Fixed the treshold-bug in the tournament predictor.Maximilien Breughe
2010-05-12X86: Make the cvti2f microop sign extend its integer source correctly.Gabe Black
2010-05-12X86: Actual change that fixes div. How did that happen?Gabe Black
2010-05-06macos: MacOS has deprecated getdirentries, so just disable the code.Nathan Binkert
2010-05-06compile: don't #include unnecessary stuffNathan Binkert
2010-05-03X86: Update the base aux vector X86 processes install.Gabe Black
2010-05-02X86: Sometimes CPUID depends on ecx, so pass that in.Gabe Black
2010-05-02X86: Finally fix a division corner case.Gabe Black
2010-04-18stats: make simTicks and simFreq accessible from stats.hhNathan Binkert
2010-04-18callback: Make helper functions that create callback objects for youNathan Binkert
2010-04-18event: Allow EventWrapper to take an object referenceNathan Binkert
2010-04-15scons: don't maintain files in sorted orderNathan Binkert
2010-04-15tick: rename Clock namespace to SimClockNathan Binkert
2010-04-15eventq: move EventQueue constructor to cc fileNathan Binkert
2010-04-10inorder: timing for inst forwardingKorey Sewell
2010-04-02eventq: allow an implicit cast from an EventManager to an EventQueue *Nathan Binkert
2010-04-02eventq: Clean up some flagsNathan Binkert
2010-04-02eventq: Make priorities just an integer instead of an enum.Nathan Binkert
2010-04-02refcnt: no default copy contructor or copy operatorNathan Binkert
2010-04-02ruby: get rid of gems_common/util.hh and .cc and use stuff in src/baseNathan Binkert
2010-04-02ruby: get "using namespace" out of headersNathan Binkert
2010-03-31style: another ruby style passNathan Binkert
2010-03-29style: cleanup the Ruby TesterNathan Binkert
2010-03-27m5: merge inorder updatesKorey Sewell
2010-03-27inorder: write-hints bug fixKorey Sewell
2010-03-25CPU: Added comments to address translation classes.Timothy M. Jones
2010-03-23ruby: continue style passNathan Binkert