index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
Age
Commit message (
Expand
)
Author
2018-11-30
systemc: Disable systemc when using gcc versions older than 5.0.
Gabe Black
2018-11-29
base: Change the unit test binary names to use .test, and to be consistent.
Gabe Black
2018-11-29
base: Rename unit test cc files to be *.test.cc.
Gabe Black
2018-11-29
base: Fix include order in the inifile unit test.
Gabe Black
2018-11-29
systemc: Run the systemc tests directly from their build directories.
Gabe Black
2018-11-29
systemc: Run the systemc tests with the CWD in the build directory.
Gabe Black
2018-11-29
systemc: Add DEPS files for some tests with non-source file dependencies.
Gabe Black
2018-11-29
systemc: Make verify.py recognize a DEPS file in test dirs.
Gabe Black
2018-11-28
base: Add missing overrides in statistics header
Nikos Nikoleris
2018-11-28
arch-arm: Add missing template declaration
Nikos Nikoleris
2018-11-28
cpu: Added new stats to TAGE and LTAGE branch predictors
Pau Cabre
2018-11-28
cpu: split LTAGE implementation into a base TAGE and a derived LTAGE
Pau Cabre
2018-11-28
cpu,arch-arm: Initialise data members
Rekai Gonzalez-Alberquilla
2018-11-28
arch-arm: clang compilation fixes
Matteo Andreozzi
2018-11-28
tests: Convert IniFile unit test to a GTest
Giacomo Travaglini
2018-11-27
hsail: Fix a warning/build failure for HSAIL_X86.
Gabe Black
2018-11-27
arch, base, cpu, gpu, mem: Replace assert(0 or false with panic.
Gabe Black
2018-11-27
sim-se: only implement getdentsFunc on supported hosts
Ciro Santilli
2018-11-27
systemc: set endianess to fix build for ARM host
Ciro Santilli
2018-11-27
base: Add some functions to convert floats to bits and vice versa.
Gabe Black
2018-11-26
mem-cache: Add setters to validate and secure block
Daniel R. Carvalho
2018-11-22
cpu: Made LTAGE parameters configurable
Pau Cabre
2018-11-22
cpu: Fixed useful counter handling in LTAGE
Pau Cabre
2018-11-22
cpu: Fixes on the loop predictor part of LTAGE
Pau Cabre
2018-11-21
x86: Get rid of a problematic DPRINTF in PremFp.
Gabe Black
2018-11-20
sim: Deschedule existing events when destructing an event queue.
Gabe Black
2018-11-19
base: Don't let exceptions leak from the to_number utility function.
Gabe Black
2018-11-19
systemc: Stop explicitly adding the systemc ext dir to CPPPATH.
Gabe Black
2018-11-19
systemc: Put systemc headers in the include path when supported.
Gabe Black
2018-11-19
systemc: Increase the stack size for the sc_main fiber to 8MB.
Gabe Black
2018-11-18
base: Set up a guard page for fiber stacks.
Gabe Black
2018-11-18
mem-cache: a missing cast was truncating addresses
Javier Bueno
2018-11-17
cpu: Fix LTAGE max number of allocations on update
Pau Cabre
2018-11-17
configs: Added an option for choosing branch predictor type
Pau Cabre
2018-11-16
sim: Fix data type of ticks per second before passing it to C++
Srikant Bharadwaj
2018-11-16
mem: avoid calling regStat twice on a QoSPolicy
Matteo Andreozzi
2018-11-16
cpu: Fix the usage of const DynInstPtr
Rekai Gonzalez-Alberquilla
2018-11-15
mem-cache: fix invalid iterator access
Javier Bueno
2018-11-15
mem-cache: Make StridePrefetcher use Replacement Policies
Daniel
2018-11-15
mem-cache: Add invalidation function to StrideEntry
Daniel
2018-11-15
mem-cache: Make PCTable context independent
Daniel
2018-11-15
mem-cache: Vectorize StridePrefetcher's entries.
Daniel
2018-11-15
mem-cache: Return entry in StridePrefetcher::pcTableHit()
Daniel
2018-11-15
mem-cache: Cleanup prefetchers
Daniel
2018-11-14
cpu: Fixed ratio of pred to hyst bits for LTAGE Bimodal
Pau Cabre
2018-11-14
mem-cache: Remove Cache dependency from Tags
Daniel R. Carvalho
2018-11-14
mem-cache: Move access latency calculation to Cache
Daniel R. Carvalho
2018-11-14
arch-arm: Print register name when warning on AT instructions
Giacomo Travaglini
2018-11-14
mem-cache: implement a probe-based interface
Javier Bueno
2018-11-14
sim: Move BitUnion overloading to show/parseParams
Giacomo Travaglini
[next]