index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
Age
Commit message (
Expand
)
Author
2019-09-19
arch-arm: PSTATE.PAN changes should inval cached regs in TLB
Giacomo Travaglini
2019-09-18
arch-arm: Fix Data Abort ISS when caused by Atomic operation
Giacomo Travaglini
2019-09-18
arch-arm: ISV bit in DataAbort should check for translation stage
Giacomo Travaglini
2019-09-18
arch-arm: PSTATE.PAN affecting EL2 only when HCR_EL2.E2H=1
Giacomo Travaglini
2019-09-18
arch, x86: Rework the debug faults and microops.
Gabe Black
2019-09-17
systemc: Make TLM port wrappers for tlm_base_(target|initiator)_socket.
Gabe Black
2019-09-17
systemc: Expose the utility functions for payload->packet conversion.
Gabe Black
2019-09-16
dev-arm: Allow IOMMU binding to HDLcd
Giacomo Travaglini
2019-09-13
dev-arm: Store the IOMMU reference from within the SMMU::connect
Giacomo Travaglini
2019-09-13
dev: Enable DTB IOMMU binding with a DMA object
Giacomo Travaglini
2019-09-13
sparc: Fix a warning/error in tlb.cc.
Gabe Black
2019-09-12
dev: Generalize the x86 int source/sink pins.
Gabe Black
2019-09-12
mem-cache: Fix BDI size calculation
Daniel R. Carvalho
2019-09-12
base: Add a perfect bloom filter
Daniel R. Carvalho
2019-09-10
stats: Add M5_VAR_USED to variable
Tommaso Marinelli
2019-09-10
stats: Fix incorrect name conflict panic with grouped stats
Andreas Sandberg
2019-09-10
stats: Ignore non-Group objects in stat hierarchy
Chun-Chen TK Hsu
2019-09-10
base: Make Bloom Filter counting by default
Daniel R. Carvalho
2019-09-10
base: Make Bulk inherit from MultiBitSel Bloom Filter
Daniel R. Carvalho
2019-09-10
mem-ruby: Move Bloom Filters to base
Daniel R. Carvalho
2019-09-10
mem: Mark MemObject as deprecated.
Gabe Black
2019-09-09
dev-arm: Reset HPPI when clearing an LPI
Giacomo Travaglini
2019-09-09
dev-arm: Add resetHppi method in the GICv3 cpu interface
Giacomo Travaglini
2019-09-09
dev-arm: Cleanup GICv3 initialization
Giacomo Travaglini
2019-09-09
dev-arm: Initialize GICD_TYPER once at construction time
Giacomo Travaglini
2019-09-09
dev-arm: Writes to IGRPEN1_EL3 triggering update
Giacomo Travaglini
2019-09-09
dev-arm: Fix GICv3 ITS cmdq wrapping
Giacomo Travaglini
2019-09-09
dev-arm: Fix mapping between IGRPEN1_EL3 and IGRPEN1_EL1
Giacomo Travaglini
2019-09-09
dev-arm: Implement message-based SPIs
Giacomo Travaglini
2019-09-09
dev: Scrub out some lingering uses of MemObject.
Gabe Black
2019-09-07
dev-arm: Add GICD_SGIR register
Giacomo Travaglini
2019-09-07
python: Make the dot writer handle unconnected Port vector elements.
Gabe Black
2019-09-06
dev: Enable Terminal output's dump to stdout
Giacomo Travaglini
2019-09-06
dev-arm: State update when setting MISCREG_ICC_IGRPENx register
Giacomo Travaglini
2019-09-06
arch-arm, dev-arm: MISCREG_ICC_IGRPEN1_EL1 using AA64 banking
Giacomo Travaglini
2019-09-06
arch-arm, dev-arm: MISCREG_ICC_AP1R0_EL1 using AA64 banking
Giacomo Travaglini
2019-09-06
arch-arm, dev-arm: MISCREG_ICC_CTLR_EL1 using AA64 banking
Giacomo Travaglini
2019-09-06
arch-arm: MISCREG_ICC_BPR1_EL1 using AA64 banking
Giacomo Travaglini
2019-09-06
dev-arm: Add read/writeBanked helpers to GICv3
Giacomo Travaglini
2019-09-06
arch-arm: Add explicit AArch64 MiscReg banking
Giacomo Travaglini
2019-09-06
arch-arm: Use same template across all MSR inst
Giacomo Travaglini
2019-09-06
arch-arm: SySDC64 Instructions (CMO) using MiscRegIndex
Giacomo Travaglini
2019-09-06
dev: Fix segmentation fault in VirtIOBlock
Chun-Chen TK Hsu
2019-09-06
arch-arm: fix GDB stub after SVE
Ciro Santilli
2019-09-06
dev-arm: Rewrite ICC_BPR0/ICC_BPR1 handling
Giacomo Travaglini
2019-09-06
dev-arm: Add GICv3 unimplemented Hyp Active Priorities Group regs
Giacomo Travaglini
2019-09-06
dev-arm: Allow 32-bit access to GITS_TYPER
Giacomo Travaglini
2019-09-06
dev-arm: Cpu interface groupEnabled check for global enable
Giacomo Travaglini
2019-09-06
dev-arm: Check if INTID group is enabled when reading HPPIRx
Giacomo Travaglini
2019-09-06
dev-arm: Writing GICD_CTLR should trigger an update
Giacomo Travaglini
[prev]
[next]