Age | Commit message (Collapse) | Author |
|
--HG--
extra : convert_revision : 43e5788105738aebd79acb05301bb7da68bfe129
|
|
into ewok.(none):/home/gblack/m5/newmem
--HG--
extra : convert_revision : 91aacb435c223e8c37f6ba0a458b0dee55edcaf2
|
|
into zeep.pool:/z/saidi/work/m5.newmem.head
--HG--
extra : convert_revision : 14ac24236ff65b7e489c1ce4b4e9a295966013b8
|
|
configs/common/Benchmarks.py:
add annotate test app
src/SConscript:
add annotate.cc to lis
src/arch/alpha/isa/decoder.isa:
add annotate instructions
src/base/traceflags.py:
Add annotate trace flag
src/sim/pseudo_inst.cc:
src/sim/pseudo_inst.hh:
add annotate pseudo ops
util/m5/m5op.S:
util/m5/m5op.h:
add anotate ops
--HG--
extra : convert_revision : 7f965c0d84e41ce34f2ec8ec27a009276d67d8d6
|
|
Includes support for printing readable VectorPort and Proxy names
(via __str__).
--HG--
extra : convert_revision : c48534a498b3036fe6ac45ff1606656546c79afb
|
|
--HG--
extra : convert_revision : 0bc543014dced6dfed4122d4c1b8f22e6c8d7a13
|
|
Significant revamp of Port code.
Some cleanup of SimObject code too, particularly to
make the SimObject and MetaSimObject implementations of
__setattr__ more consistent.
Unproxy code split out of print_ini().
src/python/m5/multidict.py:
Make get() return None by default, to match semantics
of built-in dictionary objects.
--HG--
extra : convert_revision : db73b6cdd004a82a08b2402afd1e16544cb902a4
|
|
--HG--
extra : convert_revision : 703d3a57250613315735709de8f40a9956cee6e2
|
|
and resulting recursive import trickiness.
--HG--
extra : convert_revision : 1ea93861eb8d260c9f3920dda0b8106db3e03705
|
|
Some tweaking to deal with mutually recursive imports.
--HG--
rename : src/python/m5/config.py => src/python/m5/SimObject.py
extra : convert_revision : 166f7bfabfd20100e93d26a89382469465859988
|
|
Import of changes for auto-generation of C++ param structs
from my old m5 working directory.
This code is *broken* because pieces need to be shuffled around
to satisfy name dependencies, but that really messes up the
diff, so I want to make an intermediate commit here.
src/python/m5/config.py:
Import of changes for auto-generation of C++ param structs
from my old m5 working directory.
This code is *broken* because pieces need to be shuffled around
to satisfy name dependencies, but that really messes up the
diff, so I want to make an intermediate commit here.
--HG--
extra : convert_revision : cb25ee1f4f77d1902511ee9aa766403733dd8841
|
|
--HG--
extra : convert_revision : 2aadb87b4602324423aadb903010f5b49fcef41b
|
|
--HG--
extra : convert_revision : 0fac43035a2510d3a3f596d3d8f57193045570f6
|
|
--HG--
extra : convert_revision : 65f2e02ce8f5e4f0c8727ebf16c927c7a6a4fe7f
|
|
the live process
--HG--
extra : convert_revision : 945b5883a15a6df35709edea2731f54a2448e418
|
|
--HG--
extra : convert_revision : 4ce06ac4f7d135cc04b39cf0e957a2539c7e946d
|
|
--HG--
extra : convert_revision : 2101be8000bcdaf683730cfc079b4b78e34365d0
|
|
--HG--
extra : convert_revision : 90c77f4d01101cad55f60d528b2a8be92d2f9aba
|
|
into vm1.(none):/home/stever/bk/newmem-head
--HG--
extra : convert_revision : 8b0fbb6b1ea38d01d048381f18fd95ab63c4c0f1
|
|
into zizzer.eecs.umich.edu:/z/stever/bk/newmem-head
--HG--
extra : convert_revision : 54c63c9a8c7146bb45ecfa9a177ab0bda9541d1b
|
|
--HG--
extra : convert_revision : 3b186209515975be0d8bc9acc214425adcaa16f2
|
|
throughout CPU models
src/arch/alpha/isa_traits.hh:
src/arch/mips/isa_traits.hh:
src/arch/sparc/isa_traits.hh:
define 'ISA_HAS_DELAY_SLOT'
src/cpu/base_dyn_inst.hh:
src/cpu/o3/bpred_unit_impl.hh:
src/cpu/o3/commit_impl.hh:
src/cpu/o3/cpu.cc:
src/cpu/o3/cpu.hh:
src/cpu/o3/decode_impl.hh:
src/cpu/o3/fetch_impl.hh:
src/cpu/o3/iew_impl.hh:
src/cpu/o3/inst_queue_impl.hh:
src/cpu/o3/rename_impl.hh:
src/cpu/simple/base.cc:
use ISA_HAS_DELAY_SLOT instead of THE_ISA == ALPHA_ISA
--HG--
extra : convert_revision : 24c7460d9391e8d443c9fe08e17c331ae8e9c36a
|
|
allowing derived classes to be simplified.
--HG--
extra : convert_revision : c980d3aec5e6c044d8f41e96252726fe9a256605
|
|
--HG--
extra : convert_revision : 7efb2680cef4219281b94d680a4a7c75c123f89d
|
|
--HG--
extra : convert_revision : d178c87ba156be6302f871f1ab1030889586168f
|
|
--HG--
extra : convert_revision : fa23563b2897687752379d63ddab5cccb92484ba
|
|
--HG--
extra : convert_revision : 888024c9f7e909fa377de6d67a41ea1d4cf9945a
|
|
--HG--
extra : convert_revision : 9c2b32d735b816021cdd3af24002f309e22a8d64
|
|
--HG--
extra : convert_revision : fc852bee572b36daab7a34ee1820f856ccd71ca5
|
|
--HG--
extra : convert_revision : 61c714a8c4faeb30d784b1ef1da0295474b8dc45
|
|
--HG--
extra : convert_revision : 78cbd0c28d3fa1109eb2eacaf2a8009f13158a9b
|
|
implementing faligndata more correctly.
--HG--
extra : convert_revision : 44e778ce8f8d8606b6a50f3f12f0b87e1bf0ed66
|
|
--HG--
extra : convert_revision : 8378be6cd6f55af7a199296cb2ff61ee94849bf7
|
|
Verify that BAR sizes are powers of two.
--HG--
extra : convert_revision : ce8dca07aaf1a340cc166b99b5858613a954e2fd
|
|
--HG--
extra : convert_revision : a82e05326ca6150c70cb288b28f9f6eee89ad93d
|
|
--HG--
extra : convert_revision : 565ab099f1c0744a13959e721c19dd03b7630f04
|
|
--HG--
extra : convert_revision : e5e5206bdd48120cebcb1e339b1dab2e10f4b6cf
|
|
--HG--
extra : convert_revision : 73c6616aa9228c08e21fcc134dd0e675cd57aee6
|
|
--HG--
extra : convert_revision : 72c834666afa3c353da026617ad5e7a762eb645f
|
|
--HG--
extra : convert_revision : b354bd91be8c1bbb3aca7b4ba9e7e3e117ced164
|
|
the framework. Doesn't work, but also doesn't break uni-processor systems.
Working on pulling out the changes in the cache so that it remains working.
src/mem/bus.cc:
Changes for multi-phase snoop
Some code for registering snoop ranges (a version that compiles and runs, but does nothing)
src/mem/bus.hh:
Changes for multi-phase snoop
src/mem/packet.hh:
Flag for multi-phase snoop
src/mem/port.hh:
Status for multi-phase snoop
--HG--
extra : convert_revision : 4c2e5263bba16e3bcf03aabe36ff45ec36de4720
|
|
--HG--
extra : convert_revision : 698b0ce38c7a47306f97df2cc80cdae4a51b22c7
|
|
into ewok.(none):/home/gblack/m5/newmem
--HG--
extra : convert_revision : 15d8fd51f0c70da4d2e52c11864f3ab0f3f62811
|
|
Added in the filename parameter which is provided for the user space linker.
Fix the ordering and alignment of stack elements.
Made mmap start with the address it has been seen starting with "in the wild"
--HG--
extra : convert_revision : 8734753145f59a6cb433e4f92f43cb28a44b56d4
|
|
returning the size of a pointer to an IntReg
--HG--
extra : convert_revision : 02c04ffceb447b7683ba5ebd4752819d0014cc19
|
|
1. alignaddr wrote it's address to a floating point register rather than a gpr.
2. sethi was sign extending it's immediate value.
--HG--
extra : convert_revision : 9aa30a6485bc4cba916367973b986d439b7c7588
|
|
into zizzer.eecs.umich.edu:/.automount/zazzer/z/rdreslin/m5bk/newmem
src/python/m5/objects/BaseCPU.py:
Merge duplicate change
--HG--
extra : convert_revision : 214e57999ee78aadfc86e1f0b7198ff0d981ce16
|
|
src/mem/packet.hh:
Make sure packets set the time parameter correctly.
--HG--
extra : convert_revision : e381d2789e0aaa1b6c2fbde417b7ba5815deec61
|
|
--HG--
extra : convert_revision : 110a6c51cc1c562d115492b7360bfdbbded8eefd
|
|
--HG--
extra : convert_revision : 2ec600b8e72e40e8b96e3b1dbe0334aa05e0f30b
|