summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2017-09-26sim: Add a NullSimObject.descendants function.Gabe Black
2017-09-26sim: Add a clear_parent function to NullSimObject.Gabe Black
2017-09-26sim: Check the SimObjectVector.has_parent function to use the "any" function.Gabe Black
2017-09-26sim: Only consider non-NULL elements in SimObjectVector.has_parent.Gabe Black
2017-09-26sim: Add a set_parent to NullSimObject which does nothing.Gabe Black
2017-09-25mem: Fill the new packet ID fields with master IDs when tracing packets.Gabe Black
2017-09-25mem: Add a "map" of packet IDs to strings in probe traces.Gabe Black
2017-09-25mem: Trace the request master ID in the MemTraceProbe.Gabe Black
2017-09-25mem: Record the request master ID in the PacketInfo structure.Gabe Black
2017-09-25dev, virtio: Improvements to diod process handlingAnouk Van Laer
2017-09-21alpha: Move some initialization logic from loadState into unserialize.Gabe Black
2017-09-21sim: Stop using loadState in the Root SimObject.Gabe Black
2017-09-20kvm: arm: Get rid of functions which just wrap the subclasses version.Gabe Black
2017-09-11stats: Move the swpipl function into the Alpha kernel stats.Gabe Black
2017-09-11stats: Get rid of some kernel stats related cruft.Gabe Black
2017-09-06cpu: Fix bi-mode branch predictor thresholdsRico Amslinger
2017-09-01cpu-minor: Fix for addr range coverage calculationPau Cabre
2017-08-30arch-arm: Only increment SW PMU counters on writes to PMSWINCJose Marinho
2017-08-30arch-arm: Add missing override keywords in fault.hhAndreas Sandberg
2017-08-30arch-x86: Add missing override in the X86 TLBAndreas Sandberg
2017-08-30arch-sparc: Add a FaultVals instantiation for VecDisabledAndreas Sandberg
2017-08-30arch-alpha: Add missing overridesAndreas Sandberg
2017-08-30python: Make GlobalExitEvent.getCode() return an intAndreas Sandberg
2017-08-30cpu-o3: fix data pkt initialization for split loadMatthias Hille
2017-08-28x86: Use the new CondInst format for moves to/from control registers.Gabe Black
2017-08-28x86: Add a "CondInst" format for conditionally decoded instructions.Gabe Black
2017-08-12dev: Fix an IDE error check.Gabe Black
2017-08-08mem-cache: Delete squashed HWPrefetchesPau Cabre
2017-08-02base: Give more information when setting up asynchronous IO fails.Gabe Black
2017-08-01arch-arm: Use named constants for m5op instructionsAndreas Sandberg
2017-08-01sim: Use named constants for pseudo opsAndreas Sandberg
2017-08-01kvm, arm: Switch to the device EQ when accessing ISA devicesAndreas Sandberg
2017-08-01kvm: Add a helper method to access device event queuesAndreas Sandberg
2017-08-01cpu, kvm: Fix deadlock issue when resuming a drained systemAndreas Sandberg
2017-08-01arch-arm: Switch to DTOnly as the default machine typeAndreas Sandberg
2017-07-20sim: Prevent segfault in the wakeCpu m5op if id is invalidJose Marinho
2017-07-19cpu: Add missing rename of vector registers in the O3 CPURekai Gonzalez-Alberquilla
2017-07-17cpu,o3: Fixed checkpointing bug occuring in the o3 CPUAnouk Van Laer
2017-07-17sim, x86: Make clone a virtual functionSean Wilson
2017-07-17x86: Add stats to X86 TLBSwapnil Haria
2017-07-17riscv: Define register index constants using literalsAlec Roelke
2017-07-14riscv: Disambiguate between the C and C++ versions of isnan and isinf.Gabe Black
2017-07-14riscv: Fix bugs with RISC-V decoder and detailed CPUsAlec Roelke
2017-07-14riscv: Add unused attribute to some registers.hh constantsAlec Roelke
2017-07-13arch-arm: fix ldm of pc interswitching branchGedare Bloom
2017-07-12ruby: Refactor some Event subclasses to lambdasSean Wilson
2017-07-12arm: Refactor some Event subclasses to lambdasSean Wilson
2017-07-12dev: Refactor some Event subclasses to lambdasSean Wilson
2017-07-12net: Refactor some Event subclasses to lambdasSean Wilson
2017-07-12testers: Refactor some Event subclasses to lambdasSean Wilson