summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2014-05-09dev: Set HDLCD default pixel clock for 1080p @ 60HzChris Emmons
2014-05-09arm: quick hack to allow a greater number of CPUs to a guest OSMatt Evans
2014-05-09arch: remove inline specifiers on all inst constrs, all ISAsCurtis Dunham
2014-05-09arm: cleanup ARM ISA definitionCurtis Dunham
2014-05-09scons: Require SWIG >= 2.0.4 and remove vector typemapsCurtis Dunham
2014-04-23arm: Correctly display disassembly of vldmia/vstmiaCurtis Dunham
2014-04-23sim: Use correct unit for abort messageAndreas Hansson
2014-04-23cpu: Fix setTranslateLatency() bug for squashed instructionsMitchell Hayenga
2014-04-23misc: Proper type check and import for PortRefSascha Bischoff
2014-04-01cpu: Fix case where o3 lsq could print out uninitialized dataMitch Hayenga
2014-04-01mem: Don't print out the data of a cache blockMitch Hayenga
2014-04-23arm: Don't use a stack allocated mnemonicMitchell Hayenga
2014-04-23cpu: Add O3 CPU width checksDam Sunwoo
2014-04-23base: explicitly suggest potential use of 'All' debug flagsCurtis Dunham
2014-04-23arch: remove 'null update' check in isa-parserCurtis Dunham
2014-02-10stats: better error message for uninitialized statisticCurtis Dunham
2014-04-19ruby: slicc: remove old documentationNilay Vaish
2014-04-19ruby: slicc: slight change to rule for transitionsNilay Vaish
2014-04-19o3: Fix occupancy checks for SMTFaissal Sleiman
2014-04-19ruby: recorder: Fix (de-)serializing with different cache block-sizesMarco Elver
2014-04-09kvm, x86: Add initial support for multicore simulationAndreas Sandberg
2014-04-09dev: Protect PollEvent processing when running in parallel modeAndreas Sandberg
2014-04-08ruby: slicc: change enqueue statementNilay Vaish
2014-04-08ruby: coherence protocols: drop the phrase IntraChipNilay Vaish
2014-04-03sim: Add the ability to lock and migrate between event queuesAndreas Sandberg
2014-03-25cpu: o3: lsq: Fix TSO implementationMarco Elver
2014-03-23mem: Track DRAM read/write switching and add hysteresisAndreas Hansson
2014-03-23mem: Rename SimpleDRAM to a more suitable DRAMCtrlAndreas Hansson
2014-03-23mem: Change memory defaults to be more representativeAndreas Hansson
2014-03-23mem: Add close adaptive paging policy to DRAM controller modelWendy Elsasser
2014-03-23mem: DRAM controller tidying upAndreas Hansson
2014-03-23mem: Fix bug in DRAM bytes per activateAndreas Hansson
2014-03-23mem: Limit the accesses to a page before forcing a prechargeAndreas Hansson
2014-03-23mem: Make DRAM write queue draining more aggressiveAndreas Hansson
2014-03-23cpu: DRAM Traffic GeneratorNeha Agarwal
2014-03-23mem: DDR3 config for comparing with DRAMSim2Neha Agarwal
2014-03-23mem: More descriptive address-mapping scheme namesAndreas Hansson
2014-03-23misc: Fix -q (quiet) flagStan Czerniawski
2014-03-23ruby: Move Ruby debug flags to ruby dir and remove stale optionsAndreas Hansson
2014-03-23mem: Include the DRAMSim2 wrapper in NULL buildAndreas Hansson
2014-03-23mem: CommMonitor trace warn on non-timing modeSascha Bischoff
2014-03-23cpu: Add basic check to TrafficGen initial stateStan Czerniawski
2014-03-23dev: Fix IsaFake's cxx_header settingAndrew Bardsley
2014-03-23arm: m5ops readfile64 args broken, offset coming through garbageEric Van Hensbergen
2014-03-23base: Fix error message time unit (cycle -> tick)Andreas Hansson
2014-03-20ruby: consumer: avoid accessing wakeup times when waking upNilay Vaish
2014-03-20ruby: garnet: convert network interfaces into clocked objectsNilay Vaish
2014-03-20ruby: slicc: code refactorNilay Vaish
2014-03-20ruby: no piobus in se modeNilay Vaish
2014-03-17ruby: remove some of the unnecessary codeNilay Vaish