index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
Age
Commit message (
Expand
)
Author
2014-09-20
cpu: Add ExecFlags debug flag
Mitch Hayenga
2014-09-20
mem: Remove the GHB prefetcher from the source tree
Mitch Hayenga
2014-09-20
cpu: use probes infrastructure to do simpoint profiling
Dam Sunwoo
2014-09-20
config: Cleanup .json config file generation
Andrew Bardsley
2014-09-19
arch: Pass faults by const reference where possible
Andreas Hansson
2014-09-19
cpu: Use a deque in o3 rename instruction queue
Andreas Hansson
2014-09-19
base: Ensure the CP annotation compiles again
Andreas Hansson
2014-09-19
misc: Use safe_cast when assumptions are made about return value
Andreas Hansson
2014-09-19
misc: Restore ostream flags where needed
Andreas Hansson
2014-09-19
stats: Fix flow-control bug in Vector2D printing
Andreas Hansson
2014-09-19
misc: Remove assertions ensuring unsigned values >= 0
Andreas Hansson
2014-09-19
mem: Check return value of checkFunctional in SimpleMemory
Andreas Hansson
2014-09-19
mem: Add checks to sendTimingReq in cache
Andreas Hansson
2014-09-15
ruby: network: revert some of the changes from ad9c042dce54
Nilay Vaish
2014-09-12
cpu: Fix memory access in Minor not setting parent Request flags
Andrew Bardsley
2014-09-12
style: Fix line continuation, especially in debug messages
Andrew Bardsley
2014-09-12
minor: Fix typo in DPRINTF for Minor branch prediction
Andreas Hansson
2014-09-09
sim: Automatically unregister probe listeners
Andreas Sandberg
2014-09-09
config: Fix vectorparam command line parsing
Geoffrey Blake
2014-09-09
cpu: Only iterate over possible threads on the o3 cpu
Mitch Hayenga
2014-09-09
mem: Add accessor function for vaddr
Mitch Hayenga
2014-09-09
sim: Fix resource leak in BaseGlobalEvent
Andreas Sandberg
2014-09-09
misc: Fix a number of unitialised variables and members
Andreas Hansson
2014-09-03
dev: seperate legacy io offsets from PCI offset
Ali Saidi
2014-09-03
arm: Support >2GB of memory for AArch64 systems
Ali Saidi
2014-09-03
dev, arm: Add support for linux generic pci host driver
Ali Saidi
2014-09-03
config: Add port splicing capability to PortRef class
Geoffrey Blake
2014-09-03
config: Refactor RealviewEMM to fit into new config system
Geoffrey Blake
2014-09-03
base: Use STL C++11 random number generation
Andreas Hansson
2014-09-03
base: Use the global Mersenne twister throughout
Andreas Hansson
2014-09-03
mem: Avoid unecessary retries when bus peer is not ready
Andreas Hansson
2014-09-03
arm: Make memory ops work on 64bit/128-bit quantities
Mitch Hayenga
2014-06-27
mem: write streaming support via WriteInvalidate promotion
Curtis Dunham
2014-09-03
mem: Fix a bug in the cache port flow control
Andreas Hansson
2014-05-13
cpu, mem: Make software prefetches non-blocking
Curtis Dunham
2014-05-13
mem: Refactor assignment of Packet types
Curtis Dunham
2014-09-03
x86: Flag instructions that call suspend as IsQuiesce
Mitch Hayenga
2014-09-03
cpu: Fix o3 drain bug
Mitch Hayenga
2014-09-03
arm: Fix v8 neon latency issue for loads/stores
Mitch Hayenga
2014-04-29
arm: use condition code registers for ARM ISA
Curtis Dunham
2014-09-03
arm: ISA X31 destination register fix
Andrew Bardsley
2014-09-03
cpu: fix bimodal predictor to use correct global history reg
Dam Sunwoo
2014-09-03
arm: Mark v7 cbz instructions as direct branches
Mitch Hayenga
2014-09-03
cpu: Fix cache blocked load behavior in o3 cpu
Mitch Hayenga
2014-09-03
cpu: Fix o3 quiesce fetch bug
Mitch Hayenga
2014-09-03
cpu: Fix SMT scheduling issue with the O3 cpu
Mitch Hayenga
2014-09-03
cpu: Fix incorrect speculative branch predictor behavior
Mitch Hayenga
2014-09-03
cpu: Add a fetch queue to the o3 cpu
Mitch Hayenga
2014-09-03
cpu: Fix o3 front-end pipeline interlock behavior
Mitch Hayenga
2014-09-03
cpu: Change writeback modeling for outstanding instructions
Mitch Hayenga
[prev]
[next]