summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2014-03-03x86: Setup correct TSL/TR segment attributes on INITAndreas Sandberg
2014-03-03kvm: x86: Always assume segments to be usableAndreas Sandberg
2014-03-03kvm: Initialize signal handlers from startupThread()Andreas Sandberg
2014-03-01ruby: message buffer: changes related to tracking push/pop timesNilay Vaish
2014-03-01ruby: make the max_size variable of the MessageBuffer unsignedNilay Vaish
2014-03-01cpu: Enable fast-forwarding for MIPS InOrderCPU and O3CPUChristopher Torng
2014-03-01ruby: profiler: statically allocate stats variableNilay Vaish
2014-02-23ruby: route all packets through ruby portNilay Vaish
2014-02-23ruby: Simplify RubyPort flow control and routingAndreas Hansson
2014-02-23ruby: message buffer: refactor codeNilay Vaish
2014-02-23ruby: remove few not required #includesNilay Vaish
2014-02-23ruby: slicc: remove unused COPY_HEAD functionalityNilay Vaish
2014-02-23ruby: protocols: remove unused action z_stallNilay Vaish
2014-02-21ruby: network: move message buffers to base network class.Nilay Vaish
2014-02-21ruby: network: garnet: fixed: removes net_ptr from linksNilay Vaish
2014-02-21ruby: cache: remove not required variable m_cache_nameNilay Vaish
2014-02-20ruby: network: garnet: fixed: removes next cycle functionsNilay Vaish
2014-02-20ruby: controller: slight code refactoringNilay Vaish
2014-02-20ruby: mesi three level: rename incorrectly named filesNilay Vaish
2014-02-20ruby: network: removes unused code.Nilay Vaish
2014-02-20ruby: slicc: slight code refactoringNilay Vaish
2014-02-20ruby: message buffer: removes some unecessary functions.Nilay Vaish
2014-02-20kvm: Add support for multi-system simulationAndreas Sandberg
2014-02-18mem: Fix bug in PhysicalMemory use of mmap and munmapAndreas Hansson
2014-02-18dev: Include basic devices in NULL ISA buildAndreas Hansson
2014-02-18mem: Filter cache snoops based on address rangesAndreas Hansson
2014-02-18mem: Add a wrapped DRAMSim2 memory controllerAndreas Hansson
2014-02-18mem: Fix input to DPRINTF in CommMonitorAndreas Hansson
2014-02-09cpu: simple: Add support for using branch predictorsAndreas Sandberg
2014-02-06base: calls abort() from fatalNilay Vaish
2014-02-06ruby: memory controller: use MemoryNode *Nilay Vaish
2014-02-05x86: Fix x87 state transfer bugAndreas Sandberg
2014-02-02x86, kvm: Fix bug in the RFlags get and set functionsNikos Nikoleris
2014-01-30unittest: Fix build errorsOla Jeppsson
2014-01-29mem: Add additional tolerance to stride prefetcherMitch Hayenga
2014-01-29mem: Allowed tagged instruction prefetching in stride prefetcherMitch Hayenga
2014-01-29mem: prefetcher: add options, support for unaligned addressesMitch Hayenga ext:(%2C%20Amin%20Farmahini%20%3Caminfar%40gmail.com%3E)
2014-01-29cpu: fix bug when TrafficGen deschedules eventXiangyu Dong
2014-01-28arm: Enable umask syscall in SE modeMitch Hayenga
2014-01-28base: Fix race condition in the socket listen functionMitch Hayenga
2014-01-28mem: Remove redundant findVictim() input argumentAmin Farmahini
2014-01-28mem: Fixes a bug in simple_dram write mergingAmin Farmahini
2014-01-27x86: use lfpimm instead of limm for fptanNilay Vaish
2014-01-27x86: implements x87 add/sub instructionsNilay Vaish
2014-01-27x86: implements fxch instruction.Nilay Vaish
2014-01-27x86: correct error in emms instruction.Nilay Vaish
2014-01-24arm: Add support for ARMv8 (AArch64 & AArch32)ARM gem5 Developers
2014-01-24arch: Make all register index flattening constAndreas Hansson
2014-01-24checker: CheckerCPU handling of MiscRegs was incorrectGeoffrey Blake
2014-01-24arch, cpu: Add support for flattening misc register indexes.Ali Saidi
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-07 11:47:40 +0000