summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2012-01-09mem: Change DPRINTF prints more useful destination port number.Min Kyu Jeong
2012-01-09O3: Add support of function tracing with O3 CPU.Ali Saidi
2012-01-09ARM: Add support for running multiple systemsAli Saidi
2012-01-09ARM: Add support for initparam m5 opAli Saidi
2012-01-09Base: Fixed shift amount in genrand() to work with large numbersDam Sunwoo
2012-01-09SWIG: Make gem5 compile and link with swig 2.0.4Andreas Hansson
2012-01-09MAC: Make gem5 compile and run on MacOSX 10.7.2Andreas Hansson
2012-01-07Ruby Cache: Add param for marking caches as instruction onlyNilay Vaish
2012-01-06AbstractController: Remove some of the unused functionsNilay Vaish
2012-01-06Ruby Set: Move NUMBER_WORDS_PER_SET to Set.hhNilay Vaish
2012-01-05eventq: add a function for replacing head of the queueNilay Vaish
2012-01-05MESI Coherence Protocol: Fix L2 miss statisticsNilay Vaish
2012-01-05X86 TLB: Move a DPRINTF to its correct placeNilay Vaish
2011-12-31Ruby: Shuffle some of the included filesNilay Vaish
2011-12-31SLICC: Use pointers for directory entriesNilay Vaish
2011-12-15IO: Fix bug in DMA Device where receiving a snoop on DMA port would cause a p...Ali Saidi
2011-12-13gcc: fix unused variable warnings from GCC 4.6.1Nathan Binkert
2011-12-01Trace: FIx issue with creation of trace file with output dir overhaul.Ali Saidi
2011-12-01MOESI_hammer: fixed L2 to L1 infinite stalls and deadlockBrad Beckmann
2011-12-01physmem: Improved fatal message for size mismatchBrad Beckmann
2011-12-01VNC: Add support for capturing frame buffer to file each time it is changed.Chris Emmons
2011-12-01Output: Add hierarchical output support and cleanup existing codebase.Chris Emmons
2011-12-01SE: Don't warn when not extending stack as it's too noisy with O3.Ali Saidi
2011-12-01O3: Remove hardcoded tgts_per_mshr in O3CPU.py.Chander Sudanthi
2011-12-01Device: Make changes necessary to support a coherent page walker cache.Mitchell Hayenga
2011-12-01ARM: Add support for having a TLB cache.Ali Saidi
2011-12-01ARM: Add IsSerializeAfter and IsNonSpeculative flag to the syscall instruction .Ali Saidi
2011-12-01O3: Add stat that counts how many cycles the O3 cpu was quiesced.Ali Saidi
2011-12-01X86: Fix a bad segmentation check for the stack segment.Gabe Black
2011-11-28SPARC: Minor style fix.Gabe Black
2011-11-28SPARC: Fixing a minor copy-paste bug using the wrong variableAndreas Hansson
2011-11-27SPARC: Isolate FP operations enough to prevent code/rounding mode reordering.Gabe Black
2011-11-27Compiler: Add an M5_NO_INLINE define.Gabe Black
2011-11-23Topology: bug fix in external link initializationTushar Krishna
2011-11-22Remove standard_1level_CMP-protocol.sm include statement from NetworkTushar Krishna
2011-11-20X86: Fix the constant detecting three byte opcodes in the predecoder.Gabe Black
2011-11-14Ruby: Process packet instead of RubyRequest in SequencerNilay Vaish
2011-11-09GCC: Guard some gcc flags so they're used when available and needed.Gabe Black
2011-11-04GARNET: adding a fault model for resilient on-chip network research.Tushar Krishna
2011-11-04MESI Protocol: Add functions for profiling missesNilay Vaish
2011-11-03x86: Add microop for fenceNilay Vaish
2011-11-03Protocol: Remove standard one and two level filesNilay Vaish
2011-11-03Ruby: Remove some unused typedefsNilay Vaish
2011-10-31GCC: Get everything working with gcc 4.6.1.Gabe Black
2011-10-30Python: Remove import for randomNilay Vaish
2011-10-28Merged with recent changes.Nilay Vaish
2011-10-28Ruby: Reorganize mapping of componentsNilay Vaish
2011-10-22SE: move page allocation from PageTable to ProcessSteve Reinhardt
2011-10-22syscall_emul: implement MAP_FIXED option to mmap()Steve Reinhardt
2011-10-20dev: clean up PioDevice and DmaDevive getPort() methods.Steve Reinhardt