summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2015-08-26cpu: quiesce pseudoinsts: Always do full quiesceEmilio Castillo
2015-08-24mem: Revert requirement on packet addr/size always validAndreas Hansson
2015-08-21mem: Reflect that packet address and size are always validAndreas Hansson
2015-08-21arm, mem: Remove unused CLEAR_LL request flagAndreas Hansson
2015-08-21mem: Remove unused cache squash functionalityAndreas Hansson
2015-08-21mem: Add explicit Cache subclass and make BaseCache abstractAndreas Hansson
2015-08-21ruby: Move Rubys cache class from Cache.py to RubyCache.pyAndreas Hansson
2015-08-21mem: Move cache_impl.hh to cache.ccAndreas Hansson
2015-08-21cpu: Move invldPid constant from Request to BaseCPUAndreas Hansson
2015-08-19ruby: reverts to changeset: bf82f1f7b040Nilay Vaish
2015-08-14ruby: add accessor functions to SLICC def of MachineIDNilay Vaish
2015-08-14ruby: simple network: refactor codeNilay Vaish
2015-08-14ruby: profiler: provide the number of vnets through ruby systemNilay Vaish
2015-08-14ruby: directory memory: drop unused variable.Nilay Vaish
2015-08-14ruby: slicc: remove a stray line in StateMachine.pyNilay Vaish
2015-08-14ruby: garnet: flexible: refactor flitNilay Vaish
2015-08-14ruby: DataBlock: adds a commentNilay Vaish
2015-08-14ruby: remove random seedNilay Vaish
2015-08-14ruby: SubBlock: refactor codeNilay Vaish
2015-08-14ruby: cache recorder: move check on block size to RubySystem.Nilay Vaish
2015-08-14ruby: abstract controller: mark some variables as constNilay Vaish
2015-08-14ruby: simple network: store Switch* in PerfectSwitch and ThrottleNilay Vaish
2015-08-14ruby: remove unused functionalRead() function.Nilay Vaish
2015-08-14ruby: perfect switch: refactor codeNilay Vaish
2015-08-14ruby: cache memory: drop {try,test}CacheAccess functionsNilay Vaish
2015-08-14ruby: call setMRU from L1 controllers, not from sequencerNilay Vaish
2015-08-14ruby: adds set and way indices to AbstractCacheEntryNilay Vaish
2015-08-14ruby: eliminate type uint64 and int64Nilay Vaish
2015-08-14ruby: slicc: use default argument valueNilay Vaish
2015-08-14ruby: slicc: avoid duplicate code for function argument checkNilay Vaish
2015-08-14ruby: drop the [] notation for lookup function.Nilay Vaish
2015-08-14ruby: handle llsc accesses through CacheEntry, not CacheMemoryNilay Vaish
2015-08-14ruby: replace Address by AddrNilay Vaish
2015-08-14ruby: rename variables Addr to addrNilay Vaish
2015-08-14ruby: Protocol changes for SimObject MessageBuffersJoel Hestness
2015-08-14ruby: Expose MessageBuffers as SimObjectsJoel Hestness
2015-08-14ruby: Change PerfectCacheMemory::lookup to return pointerJoel Hestness
2015-08-14ruby: Remove the RubyCache/CacheMemory latencyJoel Hestness
2015-08-11sim: clocked object: function for converting cycles to ticks.Nilay Vaish
2015-08-11ruby: drop some redundant includesNilay Vaish
2015-08-11ruby: slicc: allow mathematical operations on TicksNilay Vaish
2015-08-07sim: Flag EventQueue::getCurTick() as constAndreas Sandberg
2015-08-07mem: Cleanup packet accessor methodsAndreas Sandberg
2015-08-07dev: Implement a simple display timing generatorAndreas Sandberg
2015-08-07arm: Add support for programmable oscillatorsAndreas Sandberg
2015-08-07dev: Add a simple DMA engine that can be used by devicesAndreas Sandberg
2015-08-07sim: Split ClockedObject to make it usable to non-SimObjectsAndreas Sandberg
2015-08-07base: Rewrite the CircleBuf to fix bugs and add serializationAndreas Sandberg
2015-08-07dev, x86: Fix serialization bug in the i8042 deviceAndreas Sandberg
2015-08-07dev: Make serialization in Sinic constantAndreas Sandberg
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-30 03:40:00 +0000