index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
Age
Commit message (
Expand
)
Author
2014-12-05
sim: Ensure GDB interrupts the simulation at an instruction boundary.
Gabe Black
2014-12-05
cpu: Only check for PC events on instruction boundaries.
Gabe Black
2014-12-05
misc: Make the GDB register cache accessible in various sized chunks.
Gabe Black
2014-12-04
x86: Rework opcode parsing to support 3 byte opcodes properly.
Gabe Black
2014-12-04
arch: Allow named constants as decode case values.
Gabe Black
2014-12-02
x86: Clean up style in process.cc.
Gabe Black
2014-12-03
sim: Make it possible to override the breakpoint length check.
Gabe Black
2014-12-03
ide: Accept the IDLE (0xe3) ATA command.
Gabe Black
2014-12-03
dev: Support translating left and right ALT keys.
Gabe Black
2014-12-02
scons: Ensure dictionary iteration is sorted by key
Andreas Hansson
2014-12-02
mem: Support WriteInvalidate (again)
Curtis Dunham
2014-12-02
mem: Remove WriteInvalidate support
Curtis Dunham
2014-12-02
cpu: Fix retries on barrier/store in Minor's store buffer
Andrew Bardsley
2014-12-02
cpu: Fix memoryIssueLimit checking in Minor
Andrew Bardsley
2014-12-02
arm: Fix TLB ignoring faults when table walking
Andrew Bardsley
2014-12-02
cpu, o3: Ignored invalidate causing same-address load reordering
Marco Elver
2014-12-02
cpu: Always mask the snoop address when performing lock check
Andreas Hansson
2014-12-02
cpu: Move packet deallocation to recvTimingResp in the O3 CPU
Stephan Diestelhorst
2014-12-02
mem: Relax packet src/dest check and shift onus to crossbar
Andreas Hansson
2014-12-02
mem: Clean up packet data allocation
Andreas Hansson
2014-12-02
mem: Cleanup Packet::checkFunctional and hasData usage
Andreas Hansson
2014-12-02
mem: Make the requests carried by packets const
Andreas Hansson
2014-12-02
mem: Make Request getters const
Andreas Hansson
2014-12-02
mem: Add checks and explanation for assertMemInhibit usage
Andreas Hansson
2014-12-02
mem: Assume all dynamic packet data is array allocated
Andreas Hansson
2014-12-02
mem: Remove redundant Packet::allocate calls
Andreas Hansson
2014-12-02
mem: Use const pointers for port proxy write functions
Andreas Hansson
2014-12-02
mem: Add const getters for write packet data
Andreas Hansson
2014-12-02
mem: Remove null-check bypassing in Packet::getPtr
Andreas Hansson
2014-12-02
mem: Add a GDDR5 DRAM config
Omar Naji
2014-11-24
misc: Another round of static analysis fixups
Andreas Hansson
2014-11-23
mem: Page Table map api modification
Alexandru Dutu
2014-11-23
mem: Multi Level Page Table bug fix
Alexandru Dutu
2014-11-23
mem: Page Table long lines
Alexandru Dutu
2014-11-23
x86: Segment initialization to support KvmCPU in SE
Alexandru Dutu
2014-11-23
kvm, x86: Adding support for SE mode execution
Alexandru Dutu
2014-11-23
cpuid, x86: Enabling more features in CPUid
Alexandru Dutu
2014-11-21
x86: pc: Put a stub IO device at port 0xed which the kernel can use for delays.
Gabe Black
2014-11-18
dev: Use fixed size member variables to describe fixed size PL111 registers.
Gabe Black
2014-11-17
vnc: Add a conversion function for bgr888.
Gabe Black
2014-11-17
x86: Fix setting segment bases in real mode.
Gabe Black
2014-11-17
x86: Fix some bugs in the real mode far jmp instruction.
Gabe Black
2014-11-17
x86: APIC: Only set deliveryStatus if our IPI is going somewhere.
Gabe Black
2014-11-17
x86: APIC: Fix the getRegArrayBit function.
Gabe Black
2014-11-16
x86: Fix the CPUID Long Mode Address Size function.
Gabe Black
2014-11-14
arm: Fixes based on UBSan and static analysis
Andreas Hansson
2014-11-14
mem: Clarify unit of DRAM controller buffer size
Andreas Hansson
2014-11-12
mem: Delete unused variable in Garnet NetworkLink
Mitch Hayenga
2014-11-12
arm: Fix timing wakeup with LLSC
Ali Saidi
2014-11-12
sim: Sort SimObject descendants and ports
Andreas Hansson
[next]