summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2015-05-15misc: Appease gcc 5.1Andreas Hansson
2015-05-15sim: Don't clear the active CPU vector in System::initStateAndreas Sandberg
2015-05-05syscall_emul: fix warn_once behaviorSteve Reinhardt
2015-05-05arm: Add missing FPEXC.EN checkAndreas Hansson
2015-05-05arm: enable DCZVA by default in SE modeGiacomo Gabrielli
2015-03-17mem: Create a request copy for deferred snoopsStephan Diestelhorst
2015-05-05arm: Relax ordering for some uncacheable accessesAndreas Sandberg
2015-05-05mem, cpu: Add a separate flag for strictly ordered memoryAndreas Sandberg
2015-05-05mem, alpha: Move Alpha-specific request flagsAndreas Sandberg
2015-05-05arm: Remove unnecessary boot uncachabilityAndreas Hansson
2015-05-05mem: Snoop into caches on uncacheable accessesAndreas Hansson
2015-05-05arch, cpu: Do not forward snoops to table walkerAndreas Hansson
2015-05-05mem: Pass shared downstream through cachesAndreas Hansson
2015-05-05mem: Add forward snoop check for HardPFReqsAli Jafri
2015-05-05mem: Add missing stats update for uncacheable MSHRsAndreas Hansson
2015-05-05mem: Tidy up BaseCache parametersAndreas Hansson
2015-05-05mem: Remove templates in cache modelDavid Guillen
2015-05-05cpu: Work around gcc 4.9 issues with Num_OpClassesAndreas Hansson
2015-04-29arch, base, dev, kern, sym: FreeBSD supportRuslan Bukin
2015-04-29mem: Simplify page close checks for adaptive policiesRizwana Begum
2015-04-29ruby: set: replace long by unsigned longNilay Vaish
2015-04-29cpu: o3: replace issueLatency with bool pipelinedNilay Vaish
2015-04-29cpu: o3: single cycle default div microop latency on x86Nilay Vaish
2015-04-29x86: change divide-by-zero fault to divide-errorNilay Vaish
2015-04-24misc: Appease gcc 5.1 without moving GDB_REG_BYTESAndreas Hansson
2015-04-23arm, dev: Add a UFS deviceRene de Jong
2015-04-23arm, dev: Add a NAND flash timing modelRene de Jong
2015-04-23dev: Add support for i2c devicesPeter Enns
2015-04-23misc: Appease gcc 5.1Andreas Hansson
2015-04-22cpu: remove conditional check (count > 0) on o3 IQ squashesBrandon Potter
2015-04-22syscall_emul: implement clock_gettime system callBrandon Potter
2015-04-22syscall_emul: update x86 syscall tableMonir Mozumder
2015-04-22syscall_emul: update getrlimit to use warnBrandon Potter
2015-04-22syscall_emul: fix warning with wrong syscall nameBrandon Potter
2015-04-22base: add new ChunkGenerator method to identify last chunkBrandon Potter
2015-04-20cpu: Remove the InOrderCPU from the treeAndreas Hansson
2015-04-14config, cpu: fix progress interval for switched CPUsMalek Musleh
2015-04-13cpu: re-organizes the branch predictor structure.Dibakar Gope
2015-04-13x86: implements x87 mult/div instructionsNilay Vaish
2015-04-13ruby: allow restoring from checkpoint when using DRAMCtrlLena Olson
2015-04-13sim: Use NULL instead of None for testing filenames.Nilay Vaish
2015-04-13sim: fix function for emulating dup()Nilay Vaish
2015-04-08config: Support full-system with SST's memory systemCurtis Dunham
2015-04-03dev: (un)serialize fix for the RTC and RTC Timer Interrupt eventsNikos Nikoleris
2015-04-03sim: correct check for endianessRuslan Bukin
2015-04-03dev: Extend access width for IDE control registersRuslan Bukin
2015-04-03cpu: fix system total instructions accountingNikos Nikoleris
2015-04-03x86: fix debug trace output for mwaitLena Olson
2015-03-27mem: Support any number of master-IDs in stride prefetcherStephan Diestelhorst
2015-03-27mem: Allocate cache writebacks before new MSHRsAndreas Hansson