summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2017-05-09arm: Add support for memory-mapped m5opsAndreas Sandberg
2017-05-09kvm, arm: Fix incorrect PSTATE syncAndreas Sandberg
2017-05-08scons: Get rid of the PHONY_BASE construction variable.Gabe Black
2017-05-08scons: Replace str(foo.get_contents()) with foo.get_text_contents().Gabe Black
2017-05-08scons: Make env['USE_PYTHON'] a source for createEnumStrings.Gabe Black
2017-05-05syscall_emul: Argument retrieval bug fixAlexandru Dutu
2017-05-03scons: Merge reading test SConscripts into makeEnv.Gabe Black
2017-05-02python: Remove SWIGAndreas Sandberg
2017-05-02base, sim, dev: Remove SWIGAndreas Sandberg
2017-05-02python: Use PyBind11 instead of SWIG for Python wrappersAndreas Sandberg
2017-05-01scons: Remove the SPAWN hack added earlier.Gabe Black
2017-05-01scons: Group Source-s based on what SConscript included them.Gabe Black
2017-05-01scons: Put Source objects in groups and partially link them.Gabe Black
2017-05-01arch-sparc: Fix wrong indentation causing warnings for gcc 6Nikos Nikoleris
2017-05-01dev: Add ATA command used in recent Linux kernelsJason Lowe-Power
2017-04-18x86: fixed branching() computation for branch uopsSanti Galan
2017-04-14scons: When spawning the linker process, don't involve the shell.Gabe Black
2017-04-11power: Allow global stats in power equationsStephan Diestelhorst
2017-04-11riscv: Fix crashes with large or frequent mmapsAlec Roelke
2017-04-08power: Clarify the unit used for the power equations (W)Stephan Diestelhorst
2017-04-06power: Add a voltage variable to power expressionsAndreas Sandberg
2017-04-06power: Add error checking to MathExprPowerModelAndreas Sandberg
2017-04-05ruby: Fix MOESI_CMP_directory for new DMA status changes.Javier Cano-Cano
2017-04-05riscv: fix Linux problems with LR and SC opsAlec Roelke
2017-04-05riscv: fix compatibility with Linux toolchainAlec Roelke
2017-04-05riscv: add remote gdb supportAlec Roelke
2017-04-05riscv: fix error on memory op address overflowAlec Roelke
2017-04-05riscv: enable unaligned memory accessesAlec Roelke
2017-04-03arm, kvm: implement GIC state transferCurtis Dunham
2017-04-03arm, dev: add basic support for GICC_BPR registerCurtis Dunham
2017-04-03arm, dev: refactor GIC Pl390 GICD_ITARGETSRn handlingCurtis Dunham
2017-04-03arm: refactor packet processing in Pl390 GICCurtis Dunham
2017-04-03arm: Don't panic when checking coprocessor read/write permissionsNikos Nikoleris
2017-04-03arm: Treat Write-Through Normal memory as Non-CacheableNikos Nikoleris
2017-04-03sim: Handle cases where Drainable::resume() creates objectsAndreas Sandberg
2017-04-03arm, kvm: Override the kernel's default MPIDR valueAndreas Sandberg
2017-04-03dev, arm: Fix multi-core KVM race in the generic timerAndreas Sandberg
2017-04-03dev: Align BAR0 size to power of 2 for VirtIO devicesSascha Bischoff
2017-04-03dev: Add a dummy VirtIO deviceAndreas Sandberg
2017-04-03dev: Rename VirtIO PCI debug flagAndreas Sandberg
2017-04-03arm: fix template instantiation warning in clangMatteo Andreozzi
2017-03-21arm: correct register read bug in Pl390 GICCurtis Dunham
2017-03-21python: Automatically disable listeners in batch setupsAndreas Sandberg
2017-03-17syscall-emul: Hotfix for FreeBSD/Mac buildsBrandon Potter
2017-03-17syscall-emul: change NULL to nullptr in Process filesBrandon Potter
2017-03-16cpu: Print progress messages in Trace CPURadhika Jagtap
2017-03-15arm, dev: Add missing override in the Pl390 GIC modelAndreas Sandberg
2017-03-13dev, arm: Add draining to the GIC modelAndreas Sandberg
2017-03-13arm: Clean up the GIC implementationAndreas Sandberg
2017-03-09style: change NULL to nullptr in syscall filesBrandon Potter