summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2016-06-06stats: Silence unused power statsAndreas Sandberg
2016-06-06pwr: Add power states to ClockedObjectDavid Guillen Fandos
2016-06-06stats: Fixing regStats function for some SimObjectsDavid Guillen Fandos
2016-06-06sim: Call regStats of base-class as wellStephan Diestelhorst
2016-06-03gpu-compute: Fixed a bug in global memory pipelineTuan Ta
2016-06-03ruby: Implement SwapReq supportMarco Elver
2016-06-02arm: refactor page table format determinationCurtis Dunham
2016-06-02arm: Rewrite ERET to behave according to the ARMv8 ARMAndreas Sandberg
2016-06-02arm: Correctly check FP/SIMD access permission in aarch32Andreas Sandberg
2016-05-31arm: Enable LPAE support by defaultAndreas Sandberg
2016-05-31arm: Correctly check translation mode (aarch64/aarch32)Andreas Sandberg
2016-05-30scons: Bump minimum gcc version to 4.8Andreas Hansson
2016-05-27cpu: fix lastStopped unserialisationIlias Vougioukas
2016-05-27power: Allow voltage to be configured via cmd lineAkash Bagdia
2016-05-27arm: Use the target EL state when determining fault formatAndreas Sandberg
2016-05-26arm: Fix incorrect TLB permission check in aarch32Andreas Sandberg
2016-05-26arm: Make EL checks available in SE modeAndreas Sandberg
2016-05-26mem: Fix memory leak in handling of deferred snoopsAndreas Hansson
2016-05-26dev, arm: Add a flag to enable/disable gem5 GIC extensionsAndreas Sandberg
2016-05-26cpu: Add a basic progress check to the TrafficGenAndreas Hansson
2016-05-26mem: Do not set cacheResponding on MSHR snoop if not respondingAndreas Hansson
2016-05-26mem: Fix MemChecker unique_ptr type mismatchAndreas Hansson
2016-05-26arm: Fix heap overflow issue in Neon64Load operationAndreas Hansson
2016-05-26arm, dev: Remove superfluous loop increment in flash deviceAndreas Hansson
2016-05-26mem: fix headers include order in the cache related classesNikos Nikoleris
2016-05-26mem: remove redudant check whether the cache forwards snoopsNikos Nikoleris
2016-05-26mem: change NULL to nullptr in the cache related classesNikos Nikoleris
2016-05-26mem: fix the line length in the cache related classesNikos Nikoleris
2016-05-19config, x86: Properly space pad the X86IntelMPBus Entry descriptionsBjoern A. Zeeb
2016-05-19arm,dev: PL011 UART_FR read status enhancementBjoern A. Zeeb
2016-05-19x86, dev: properly space the APIC registersBjoern A. Zeeb
2016-05-19dev, virtio: properly set PCI address space to use IOREGBjoern A. Zeeb
2016-05-16gpu-compute: fix bug in GPUDynInst::isScalarRegister()Tony Gutierrez
2016-05-06gpu-compute: fix spacing in GPUDynInst ctorTony Gutierrez
2016-05-06gpu-compute: fix uninitialized member bug in GPUDynInstTony Gutierrez
2016-05-06dev, arm: Update GIC to use GICv2 register namingAndreas Sandberg
2016-04-27arm: Remove BreakPCEvent on guest kernel panicAndreas Sandberg
2016-04-27kvm, arm: Make GIC interrupt lines configurableAndreas Sandberg
2016-04-27kvm, arm: Refactor KVM GIC deviceAndreas Sandberg
2016-04-27dev: Fix incorrect terminal backlog handlingAndreas Sandberg
2016-04-26ruby: Rename pkt to m_pkt so it may be accessed via SLICCMatthew Poremba
2016-04-21mem: Include WriteLineReq in cache demand statsAndreas Hansson
2016-04-21mem: Remove unused cache statsAndreas Hansson
2016-04-21mem: Deallocate all write-queue entries when sentAndreas Hansson
2016-04-21mem: Align downstream cache packet creation in atomic and timingAndreas Hansson
2016-04-15ruby: Fix block_on behaviorJoel Hestness
2016-04-15arm,dev: remove PMU assertion hit on resetBjoern A. Zeeb
2016-04-15mem: FreeBSD does not provide MAP_NORESERVE eitherBjoern A. Zeeb
2016-04-13misc: Fix issues flagged by gcc 6Andreas Hansson
2016-04-12misc: Appease clang...againAndreas Hansson
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-19 23:05:31 +0000