gem5 - gem5

Age	Commit message (Expand)	Author
2012-02-13	MEM: Introduce the master/slave port roles in the Python classes	Andreas Hansson
2012-02-12	X86: open flags: Another patch from Vince Weaver	Gabe Black
2012-02-12	cpu: add separate stats for insts/ops both globally and per cpu model	Anthony Gutierrez
2012-02-12	mem: fix cache stats to use request ids correctly	Dam Sunwoo
2012-02-12	mem: Add a master ID to each request object.	Ali Saidi
2012-02-12	prefetcher: Make prefetcher a sim object instead of it being a parameter on c...	Mrinmoy Ghosh
2012-02-11	SPARC: Make PSTATE and HPSTATE a BitUnion.	Gabe Black
2012-02-10	Ruby: Remove isTagPresent() calls from Sequencer.cc	Nilay Vaish
2012-02-10	MESI: Add queues for stalled requests	Nilay Vaish
2012-02-10	sim/system: initialize the pagePtr variable	Nilay Vaish
2012-02-10	O3 CPU: Improve handling of delayed commit flag	Nilay Vaish
2012-02-10	O3 CPU: Strengthen condition for handling interrupts	Nilay Vaish
2012-02-10	O3 CPU: Provide the squashing instruction	Nilay Vaish
2012-02-10	O3 Fetch: Check if PC is pointing to Microcode ROM	Nilay Vaish
2012-02-10	SE/FS: Record the system pointer all the time for the simple CPU.	Gabe Black
2012-02-09	MEM: Remove onRetryList from BusPort and rely on retryList	Andreas Hansson
2012-02-07	Checker: Access workload element 0 only if there is an element 0.	Gabe Black
2012-02-07	Faults: Turn off arch/faults.hh	Gabe Black
2012-02-03	System: Forgot to qrefresh with my last change.	Gabe Black
2012-02-02	System: Fix the check which detects running out of physical memory.	Gabe Black
2012-02-01	configs: More fixes for the memory system updates	Ali Saidi
2012-01-31	Merge with head, hopefully the last time for this batch.	Gabe Black
2012-01-31	clang: Enable compiling gem5 using clang 2.9 and 3.0	Koan-Sin Tan
2012-01-31	MEM: Remove the otherPort from the cache ports	Andreas Hansson
2012-01-31	Thread: Use inherited baseCpu rather than cpu in SimpleThread	Andreas Hansson
2012-01-31	util: implements "writefile" gem5 op to export file from guest to host filesy...	Dam Sunwoo
2012-01-31	CheckerCPU: Re-factor CheckerCPU to be compatible with current gem5	Geoffrey Blake
2012-01-30	Merge with main repository.	Gabe Black
2012-01-30	MEM: Make the RubyPort physMemPort a PioPort instead of M5Port	Andreas Hansson
2012-01-30	MEM: Clean-up of Functional/Virtual/TranslatingPort remnants	Andreas Hansson
2012-01-29	Yet another merge with the main repository.	Gabe Black
2012-01-29	Implement Ali's review feedback.	Gabe Black
2012-01-28	O3 CPU LSQ: Implement TSO	Nilay Vaish
2012-01-28	SE/FS: Make SE vs. FS mode a runtime parameter.	Gabe Black
2012-01-28	MIPS: Fix a compiler warning from the eret instruction.	Gabe Black
2012-01-28	Merge with the main repo.	Gabe Black
2012-01-27	ns_gige: Fix a missing curly brace in if-statement	Andreas Hansson
2012-01-16	Merge yet again with the main repository.	Gabe Black
2012-01-12	Fix memory corruption issue with CopyStringOut()	Mitchell Hayenga
2012-01-25	sim: display final value of curTick in stats	Ali Saidi
2012-01-25	Mem: Add simple bandwidth stats to PhysicalMemory	Ali Saidi
2012-01-23	O3, Ruby: Forward invalidations from Ruby to O3 CPU	Nilay Vaish
2012-01-23	MemCmd: Add a command for invalidation requests to LSQ	Nilay Vaish
2012-01-17	MEM: Make the bus default port yet another port	Andreas Hansson
2012-01-17	MEM: Removing the default port peer from Python ports	Andreas Hansson
2012-01-17	MEM: Make the bus bridge unidirectional and fixed address range	Andreas Hansson
2012-01-17	MEM: Remove the functional ports from the memory system	William Wang
2012-01-17	MEM: Separate queries for snooping and address ranges	Andreas Hansson
2012-01-17	MEM: Remove Port removeConn and MemObject deletePortRefs	Andreas Hansson
2012-01-17	MEM: Remove the notion of the default port	Andreas Hansson