index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
Age
Commit message (
Expand
)
Author
2017-12-04
misc: Move the ExitLogger class definition into misc.cc
Gabe Black
2017-12-04
tests: Remove trietest's dependence on cprintf.
Gabe Black
2017-12-04
tests: Add a ptr helper function trietest.
Gabe Black
2017-12-04
tests: Get rid of the bitvectest unit test.
Gabe Black
2017-12-01
arm: Enable ns registers access in secure mode
Giacomo Travaglini
2017-11-30
arch-riscv: use sext rather than manual masks
Alec Roelke
2017-11-30
arch-riscv: Remove spaces around ea_code
Alec Roelke
2017-11-29
arch-riscv: Add missing license paragraphs
Alec Roelke
2017-11-29
cpu: Don't override ISA if provided by user
Andreas Sandberg
2017-11-29
cpu-minor: Add missing instruction stats
David Guillen Fandos
2017-11-29
arch-riscv: Remove static parts of AMOs out of ISA
Alec Roelke
2017-11-29
arch-riscv: Move parts of mem insts out of ISA
Alec Roelke
2017-11-29
arch-riscv: Move unknown out of ISA description
Alec Roelke
2017-11-29
arch-riscv: Move standard ops out of ISA
Alec Roelke
2017-11-28
cpu-o3: Add missing vector stat initializers
Andreas Sandberg
2017-11-28
arch-arm: Add haveEL pseudocode function
Giacomo Travaglini
2017-11-28
arch-arm: Add assertions when extracting an ArmSystem from a TC
Giacomo Travaglini
2017-11-28
tests: Move the bituniontest to be alongside the bitunion header.
Gabe Black
2017-11-28
scons: Build GTests in the directory they're declared.
Gabe Black
2017-11-28
tests: Reimplement the bituniontest as a googletest.
Gabe Black
2017-11-28
scons: Add in a new type of unit test called GTest.
Gabe Black
2017-11-28
scons: Minor cleanup of how partial linking is handled in makeEnv.
Gabe Black
2017-11-28
arch-riscv: Move static_inst into a directory
Alec Roelke
2017-11-27
tests: Build the input file into the initest unit test.
Gabe Black
2017-11-27
scons: Break make_obj into make_static and make_shared functions.
Gabe Black
2017-11-27
scons: Remove the extra_deps option from the helper function make_obj.
Gabe Black
2017-11-27
scons: Get rid of a flag which makes Werror optional.
Gabe Black
2017-11-27
scons: Move some compiler flag setting code to the SConstruct.
Gabe Black
2017-11-27
scons: Get rid of SourceFile's done function.
Gabe Black
2017-11-27
scons: Switch from "guards" to "tags" on source files.
Gabe Black
2017-11-22
tests: Resurrect initest input file(s).
Gabe Black
2017-11-22
tests: Fix the stats unit test.
Gabe Black
2017-11-22
arch-arm: Add support for the brk instruction
Andreas Sandberg
2017-11-22
arch-arm: HVC instruction undefined in secure EL1
Giacomo Travaglini
2017-11-22
arch-riscv: Add missing system calls
Alec Roelke
2017-11-22
sim-se: Add default to SyscallDesc constructor
Alec Roelke
2017-11-22
sparc: Move integer StaticInst base classes out of the ISA desc.
Gabe Black
2017-11-22
sparc: Move the mem base classes out of the ISA description.
Gabe Black
2017-11-22
sparc: Move the microop/macroop base classes out of the ISA desc.
Gabe Black
2017-11-22
sparc: Return debug faults from unimplemented instructions.
Gabe Black
2017-11-22
sparc: Pull the unimplemented formats out of the ISA description.
Gabe Black
2017-11-22
sparc: Pull the "Uknown" StaticInst class out of the ISA description.
Gabe Black
2017-11-22
sparc: Pull most of the Nop format out of the ISA description.
Gabe Black
2017-11-22
sparc: Pull more StaticInst base classes out of the ISA desc.
Gabe Black
2017-11-22
sparc: Pull flat static instruction classes out of the ISA.
Gabe Black
2017-11-21
arch-arm: ArmPMU refactor
Jose Marinho
2017-11-21
arch-arm: Do not increment PMU cycle event in WFI/WFE
Jose Marinho
2017-11-21
cpu, cpu, sim: move Cycle probe update
Jose Marinho
2017-11-21
sim: Fix need to save address space info during serialization.
Austin Harris
2017-11-21
arch-arm: Fix MCR/MRC disassemble
Giacomo Travaglini
[next]