summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2016-08-02arm: Fix secure state checking in various placesDylan Johnson
2016-08-02arm: Fix stage 2 determination in table walkerDylan Johnson
2016-08-02arm: Refactor aarch64 table walk logic to remove redundancyDylan Johnson
2016-08-02arm: Add check to fault routing for hypervisor/virtualizationDylan Johnson
2016-08-02arm: Fix EL perceived at TLB for address translation instructionsDylan Johnson
2016-08-02arm: Add AArch64 hypervisor call instruction 'hvc'Dylan Johnson
2016-08-02arm: add stage2 translation supportDylan Johnson
2016-08-02arm: enable EL2 supportCurtis Dunham
2016-08-02arm: invalidate TLB miscreg cache on modification of HSCTLRDylan Johnson
2016-08-02arm: change instruction classes to catch hyp trapsDylan Johnson
2016-07-21cpu: Fix Minor SMT WFI/drain interaction issuesMitch Hayenga
2016-07-21cpu: Add SMT support to MinorCPUMitch Hayenga
2016-07-21isa: Modify get/check interrupt routinesMitch Hayenga
2016-07-21base: Add total() to Vector2D statDavid Guillen Fandos
2016-07-21mem: Add snoop traffic statisticDavid Guillen Fandos
2016-07-19dev, dist: Fixed a scheduling bug in the etherswitchMohammad Alian
2016-07-11base: Fix inverted check in ELF .text size warningAndreas Sandberg
2016-07-11arm: Don't consult the TLB test iface for functional translationsAndreas Sandberg
2016-07-11base: Convert ELF .text size check assertion to a warningAndreas Sandberg
2016-07-11mem: Remove stale argument from a DPRINTF in the cache codeNikos Nikoleris
2016-07-01ruby: Fix double statistic registration in garnetMatthew Poremba
2016-07-01ext: Update DRAMPowerMatthias Jung
2016-07-01mem: different HMC configurationAbdul Mutaal Ahmad
2016-06-28scons: Track swig packages when loading embedded swig codeAndreas Hansson
2016-06-20arm: Mark uninitialized new TLB entries as not validNikos Nikoleris
2016-06-20sim: Added library include to fix build errors on clang-703.0.31Reiley Jeapaul
2016-06-20mem: Fix the snoop filter when there is a downstream addr mapperNikos Nikoleris
2016-06-20mem: Resolve TrafficGen trace relative to the configAndreas Sandberg
2016-06-20kern, arm: Dump dmesg on kernel panic/oopsAndreas Sandberg
2016-06-20base: Fix multiple names to one address bug in SymbolTableAndreas Sandberg
2016-06-18gpu-compute: Fixed a bug in decoding Atomic STTuan Ta
2016-06-09gpu-compute: parametrize Wavefront sizejkalamat
2016-06-08dist, dev: Fixed the packet ordering in etherswitchMohammad Alian
2016-06-07sim: Make clang happyAndreas Hansson
2016-06-07sim: added missing include to mathexpr.hhSergei Trofimov
2016-06-06sim: Only print the power state transition warning onceAndreas Sandberg
2016-06-06pwr: Closing power and thermal feedback loopDavid Guillen Fandos
2016-06-06sim: Adding support for power modelsDavid Guillen Fandos
2016-06-06pwr: Low-power idle power state for idle CPUsDavid Guillen Fandos
2016-06-06stats: Silence unused power statsAndreas Sandberg
2016-06-06pwr: Add power states to ClockedObjectDavid Guillen Fandos
2016-06-06stats: Fixing regStats function for some SimObjectsDavid Guillen Fandos
2016-06-06sim: Call regStats of base-class as wellStephan Diestelhorst
2016-06-03gpu-compute: Fixed a bug in global memory pipelineTuan Ta
2016-06-03ruby: Implement SwapReq supportMarco Elver
2016-06-02arm: refactor page table format determinationCurtis Dunham
2016-06-02arm: Rewrite ERET to behave according to the ARMv8 ARMAndreas Sandberg
2016-06-02arm: Correctly check FP/SIMD access permission in aarch32Andreas Sandberg
2016-05-31arm: Enable LPAE support by defaultAndreas Sandberg
2016-05-31arm: Correctly check translation mode (aarch64/aarch32)Andreas Sandberg
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-02 13:32:53 +0000