summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2008-06-12Timer: Fill out the periodic modes a little.Gabe Black
2008-06-12Dev: Seperate the 8254 timer from tsunami and use it in that and the PC.Gabe Black
2008-06-12BitUnion: Take out namespace declaration so bitunions can be declared inside ...Gabe Black
2008-06-12X86: Add an event for the apic timer timeout. It doesn't get used yet.Gabe Black
2008-06-12X86: Rename the divide count register to divide configuration.Gabe Black
2008-06-12X86: Make the apic isr and irr work.Gabe Black
2008-06-12X86: Make the apic task priority register work.Gabe Black
2008-06-12X86: Make the logical destination and destination format work.Gabe Black
2008-06-12X86: Make the apic ID register work.Gabe Black
2008-06-12X86: Make the apic version register work.Gabe Black
2008-06-12X86: Implement a partial, sort of correct version of the protected mode varia...Gabe Black
2008-06-12X86: Change how segment loading is performed.Gabe Black
2008-06-12X86: Make pushes and pops use the stack size instead of the data size.Gabe Black
2008-06-12X86: In non 64bit mode, throw a fault when a NULL segment is accessed.Gabe Black
2008-06-12X86: Take advantage of the new meta register.Gabe Black
2008-06-12X86: Keep handy values like the operating mode in one register.Gabe Black
2008-06-12X86: Change what the microop chks does.Gabe Black
2008-06-12X86: Add a microop to read a segments attribute register.Gabe Black
2008-06-12X86: Add microops and supporting code to manipulate the whole rflags register.Gabe Black
2008-06-12X86: Add microops which panic, fatal, warn, and warn_once.Gabe Black
2008-06-12X86: Truncate descriptors to 16 bits.Gabe Black
2008-06-12X86: Redo BSF.Gabe Black
2008-06-12X86: Flesh out 3dnow instruction decoding a bit and grab the byte immediate.Gabe Black
2008-06-12X86: Make string instructions work when rcx=0.Gabe Black
2008-06-12X86: Have all 8 machine check registers since the kernel assumes they're there.Gabe Black
2008-06-12X86: Bypass unaligned access support for register addressed MSRs.Gabe Black
2008-06-12X86: Remove enforcement of APIC register access alignment. Panic if more than...Gabe Black
2008-06-12X86: Fix the implementation of BSF.Gabe Black
2008-06-12X86: Bit scan forward/reverse were accidentally transposed.Gabe Black
2008-06-12X86: Fix a byte register indexing issue in the sign extending move from memor...Gabe Black
2008-06-12X86: Add in some support for the tsc register.Gabe Black
2008-06-12CPU: Make the simple cpu trace data for loads/stores.Gabe Black
2008-06-11X86: Fix building on *BSD hostsAli Saidi
2008-06-11SCons: Fix more SCons version issuesAli Saidi
2008-05-20IGbE: Implement sending packet that is contained in more than 2 descriptors.Ali Saidi
2008-05-20SCons: Fixing SCons bug 2006 issues for non-alpha ISAsStephen Hines
2008-05-15Make sure that output files are always checked success before they're used.Ali Saidi
2008-05-06SCons: More scons fixing for SCons bug 2006Ali Saidi
2008-04-10SCons: add comments to SConscript documenting bug workaroundAli Saidi
2008-04-10PhysicalMemory: Add parameter for variance in memory delay.Ali Saidi
2008-04-08SCons: Manually specifying header only directories with Dir() works around th...Ali Saidi
2008-03-25IGbE: Fix bug that limits wire performance a bitAli Saidi
2008-03-25Automated merge with ssh://daystrom.m5sim.org//repo/m5Steve Reinhardt
2008-03-25Fix handling of writeback-induced writebacks in atomic mode.Steve Reinhardt
2008-03-25X86: Put an RTC into the CMOS part of the southbridge.Gabe Black
2008-03-25Devices: Separate out the MC146818 RTC so both Alpha and X86 can use it.Gabe Black
2008-03-25X86: Turn #defines into consts.Gabe Black
2008-03-25X86: Start implementing the south bridge stuff.Gabe Black
2008-03-25X86: Change the Opteron platform to be the PC platform.Gabe Black
2008-03-24Delete the Request for a no-response PacketSteve Reinhardt
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-06 15:42:05 +0000